All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <200905131041.45944.kosmo@semihalf.com>

diff --git a/a/1.txt b/N1/1.txt
index 052b628..3bb258d 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,18 +1,21 @@
-Friday 08 May 2009 05:30:15 John Rigby napisał(a):
-> Did you choose to not support hardware ECC so you could use the spare area?
+=46riday 08 May 2009 05:30:15 John Rigby napisa=B3(a):
+> Did you choose to not support hardware ECC so you could use the spare are=
+a?
 > The original driver only supported hardware ECC but unfortuneatly the
 > hardware ECC includes the spare area so the spare area cannot be written
 > separately.
 
-In short yes. There are fundamental problems which you described. Flash 
-filesystems expect that ECC is calculated from main area only and writes to 
-spare area not change it. MPC5121 NAND flash controller calculates ECC from 
-both areas except few bytes holding ECC. This makes flash filesystems 
+In short yes. There are fundamental problems which you described. Flash=20
+filesystems expect that ECC is calculated from main area only and writes to=
+=20
+spare area not change it. MPC5121 NAND flash controller calculates ECC from=
+=20
+both areas except few bytes holding ECC. This makes flash filesystems=20
 unusable when we turn on hardware ECC.
 
 This could be fixed by disabling spare area usage in flash filesystems but
 this probably requires changes in the MTD/filesystem infrastructure.
 
--- 
+=2D-=20
 Best Regards.
-Piotr Zięcik
+Piotr Zi=EAcik
diff --git a/a/content_digest b/N1/content_digest
index ae68b73..09fafe3 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -5,28 +5,31 @@
  "Subject\0Re: [PATCH 06/12] mpc5121: Added NAND Flash Controller driver.\0"
  "Date\0Wed, 13 May 2009 10:41:45 +0200\0"
  "To\0John Rigby <jcrigby@gmail.com>\0"
- "Cc\0Grant Likely <grant.likely@secretlab.ca>"
-  linuxppc-dev@ozlabs.org
- " linux-mtd@lists.infradead.org\0"
+ "Cc\0linuxppc-dev@ozlabs.org"
+  linux-mtd@lists.infradead.org
+ " Wolfgang Denk <wd@denx.de>\0"
  "\00:1\0"
  "b\0"
- "Friday 08 May 2009 05:30:15 John Rigby napisa\305\202(a):\n"
- "> Did you choose to not support hardware ECC so you could use the spare area?\n"
+ "=46riday 08 May 2009 05:30:15 John Rigby napisa=B3(a):\n"
+ "> Did you choose to not support hardware ECC so you could use the spare are=\n"
+ "a?\n"
  "> The original driver only supported hardware ECC but unfortuneatly the\n"
  "> hardware ECC includes the spare area so the spare area cannot be written\n"
  "> separately.\n"
  "\n"
- "In short yes. There are fundamental problems which you described. Flash \n"
- "filesystems expect that ECC is calculated from main area only and writes to \n"
- "spare area not change it. MPC5121 NAND flash controller calculates ECC from \n"
- "both areas except few bytes holding ECC. This makes flash filesystems \n"
+ "In short yes. There are fundamental problems which you described. Flash=20\n"
+ "filesystems expect that ECC is calculated from main area only and writes to=\n"
+ "=20\n"
+ "spare area not change it. MPC5121 NAND flash controller calculates ECC from=\n"
+ "=20\n"
+ "both areas except few bytes holding ECC. This makes flash filesystems=20\n"
  "unusable when we turn on hardware ECC.\n"
  "\n"
  "This could be fixed by disabling spare area usage in flash filesystems but\n"
  "this probably requires changes in the MTD/filesystem infrastructure.\n"
  "\n"
- "-- \n"
+ "=2D-=20\n"
  "Best Regards.\n"
- "Piotr Zi\304\231cik"
+ Piotr Zi=EAcik
 
-f60ec61c92813b9cec5b92ac394446b4ec96ac5cbcf14a81fe10f08bf9527d76
+dd828091929a3bec3181f6c606ebcc4bf5366d9a089a74d6b8fd51d7a9b56b5e

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.