All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Nikita V. Youshchenko" <yoush@cs.msu.su>
To: linux-kernel@vger.kernel.org
Subject: Boot cpu != cpu 0 ?
Date: Fri, 27 Nov 2009 12:33:58 +0300	[thread overview]
Message-ID: <200911271233.58269@zigzag.lvk.cs.msu.su> (raw)

Hi

How hard it could be to build a system on multi-core arm hardware, that has 
linux SMP running in cores other than 0th ?

Say, if bootloader starts kernel on hardware core 1, will kernel be able to 
work (and use cores 1,2,3 on 4-core hardware) after some tweaking? 
Or "boot cpu" concept is uncouplable from "hardware core 0" by 
architecture? 

I'm asking because there is a project with a strict requerement to have 
core 0 reserved and not touched by linux, and I need to understand how 
realistic it is.

Thanks for any hints.

Nikita

             reply	other threads:[~2009-11-27  9:33 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2009-11-27  9:33 Nikita V. Youshchenko [this message]
2009-11-27 10:33 ` Boot cpu != cpu 0 ? Andi Kleen

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=200911271233.58269@zigzag.lvk.cs.msu.su \
    --to=yoush@cs.msu.su \
    --cc=linux-kernel@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.