From mboxrd@z Thu Jan  1 00:00:00 1970
From: Wei Wang2 <wei.wang2@amd.com>
Subject: [RFC PATCH 0/2] ASID: Flush by ASID
Date: Tue, 11 Jan 2011 18:55:52 +0100
Message-ID: <201101111855.52793.wei.wang2@amd.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
Return-path: <xen-devel-bounces@lists.xensource.com>
Content-Disposition: inline
List-Unsubscribe: <http://lists.xensource.com/mailman/listinfo/xen-devel>,
	<mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe>
List-Post: <mailto:xen-devel@lists.xensource.com>
List-Help: <mailto:xen-devel-request@lists.xensource.com?subject=help>
List-Subscribe: <http://lists.xensource.com/mailman/listinfo/xen-devel>,
	<mailto:xen-devel-request@lists.xensource.com?subject=subscribe>
Sender: xen-devel-bounces@lists.xensource.com
Errors-To: xen-devel-bounces@lists.xensource.com
To: "xen-devel@lists.xensource.com" <xen-devel@lists.xensource.com>
List-Id: xen-devel@lists.xenproject.org

=46uture AMD SVM supports a new feature called flush by ASID. The idea is t=
o=20
allow CPU to flush TLBs associated with the ASID assigned to guest VM. So=20
hypervisor doesn't have to reassign a new ASID in order to flush guest's=20
VCPU.  Please review it.
Thanks,
Wei

Signed-off-by: Wei Huang <wei.huang2@amd.com>
Signed-off-by: Wei Wang <wei.wang2@amd.com>
=2D-
Advanced Micro Devices GmbH
Sitz: Dornach, Gemeinde Aschheim,=20
Landkreis M=FCnchen Registergericht M=FCnchen,=20
HRB Nr. 43632
WEEE-Reg-Nr: DE 12919551
Gesch=E4ftsf=FChrer:
Alberto Bozzo, Andrew Bowd