From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from [140.186.70.92] (port=47970 helo=eggs.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Q031A-0004J6-2T
	for qemu-devel@nongnu.org; Wed, 16 Mar 2011 22:32:53 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1Q0318-0003Oc-TF
	for qemu-devel@nongnu.org; Wed, 16 Mar 2011 22:32:51 -0400
Received: from ozlabs.org ([203.10.76.45]:45158)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1Q0318-0003Mv-GY
	for qemu-devel@nongnu.org; Wed, 16 Mar 2011 22:32:50 -0400
Date: Thu, 17 Mar 2011 13:21:44 +1100
From: David Gibson <david@gibson.dropbear.id.au>
Message-ID: <20110317022144.GI1105@yookeroo>
References: <1300251423-6715-1-git-send-email-david@gibson.dropbear.id.au>
	<1300251423-6715-26-git-send-email-david@gibson.dropbear.id.au>
	<4D80E8CB.60107@suse.de>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <4D80E8CB.60107@suse.de>
Subject: [Qemu-devel] Re: [PATCH 25/26] Add a PAPR TCE-bypass mechanism for
 the pSeries machine
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Alexander Graf <agraf@suse.de>
Cc: paulus@samba.org, qemu-devel@nongnu.org, anton@samba.org

On Wed, Mar 16, 2011 at 05:43:55PM +0100, Alexander Graf wrote:
> On 03/16/2011 05:57 AM, David Gibson wrote:
> >From: Ben Herrenschmidt<benh@kernel.crashing.org>
> >
> >Usually, PAPR virtual IO devices use a virtual IOMMU mechanism, TCEs,
> >to mediate all DMA transfers.  While this is necessary for some sorts of
> >operation, it can be complex to program and slow for others.
> >
> >This patch implements a mechanism for bypassing TCE translation, treating
> >"IO" addresses as plain (guest) physical memory addresses.  This has two
> >main uses:
> >  * Simple, but 64-bit aware programs like firmwares can use the VIO devices
> >without the complexity of TCE setup.
> >  * The guest OS can optionally use the TCE bypass to improve performance in
> >suitable situations.
> >
> >The mechanism used is a per-device flag which disables TCE translation.
> >The flag is toggled with some (hypervisor-implemented) RTAS methods.
> 
> Is this an official extension used by anyone or is it your own
> invention that's not implemented in pHyp?

The latter.

-- 
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson