From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([140.186.70.92]:46758) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1RH9Uz-0007iV-8G for qemu-devel@nongnu.org; Fri, 21 Oct 2011 03:26:38 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1RH9Ux-0004m0-5r for qemu-devel@nongnu.org; Fri, 21 Oct 2011 03:26:37 -0400 Received: from csmailer.cs.nctu.edu.tw ([140.113.235.130]:49590) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1RH9Uw-0004lI-Ju for qemu-devel@nongnu.org; Fri, 21 Oct 2011 03:26:35 -0400 Date: Fri, 21 Oct 2011 15:26:17 +0800 From: =?utf-8?B?6Zmz6Z+L5Lu7?= Message-ID: <20111021072617.GA2130@cs.nctu.edu.tw> References: <4DDD4E15.1080404@mcgary.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Subject: Re: [Qemu-devel] Multi heterogenous CPU archs for SoC sim? List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell Cc: Blue Swirl , Andreas =?utf-8?Q?F=C3=A4rber?= , =?utf-8?B?TGx1w61z?= , Greg McGary , qemu-devel Developers > We may want the tb cache to be per-core anyway (and one thread per core= ), > which would avoid the problem of trying to wedge everything into one se= t > of tb_flags. >=20 > (Has anybody had a look at http://sourceforge.net/p/coremu/home/Home/ ?= ) COREMU treats QEMU as an entity and lauches multiple QEMUs at the same time. QEMUs communicates to each other by using a underlying thin layer provided by COREMU. I think this approach is much clean than trying to parallelize QEMU itself. Regards, chenwj --=20 Wei-Ren Chen (=E9=99=B3=E9=9F=8B=E4=BB=BB) Computer Systems Lab, Institute of Information Science, Academia Sinica, Taiwan (R.O.C.) Tel:886-2-2788-3799 #1667