From: Wolfgang Denk <wd@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 4/6] ext2: Cache line aligned partial sector bounce buffer
Date: Tue, 25 Oct 2011 09:25:59 +0200 [thread overview]
Message-ID: <20111025072559.3CBC51408EA7@gemini.denx.de> (raw)
In-Reply-To: <1318463764-28244-5-git-send-email-robotboy@chromium.org>
Dear Anton Staaf,
In message <1318463764-28244-5-git-send-email-robotboy@chromium.org> you wrote:
> Currently, if a device read request is done that does not begin or end
> on a sector boundary a stack allocated bounce buffer is used to perform
> the read, and then just the part of the sector that is needed is copied
> into the users buffer. This stack allocation can mean that the bounce
> buffer will not be aligned to the dcache line size. This is a problem
> when caches are enabled because unaligned cache invalidates are not
> safe.
>
> This patch uses ALLOC_CACHE_ALIGN_BUFFER to create a stack allocated
> cache line size aligned bounce buffer.
>
> Signed-off-by: Anton Staaf <robotboy@chromium.org>
> Acked-by: Mike Frysinger <vapier@gentoo.org>
> Cc: Lukasz Majewski <l.majewski@samsung.com>
> Cc: Mike Frysinger <vapier@gentoo.org>
> Cc: Dave Liu <r63238@freescale.com>
> Cc: Andy Fleming <afleming@gmail.com>
> Cc: Albert ARIBAUD <albert.u.boot@aribaud.net>
> ---
> fs/ext2/dev.c | 2 +-
> 1 files changed, 1 insertions(+), 1 deletions(-)
Applied, thanks.
Best regards,
Wolfgang Denk
--
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de
If something is different, it's either better or worse, and usually
both. - Larry Wall
next prev parent reply other threads:[~2011-10-25 7:25 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-10-12 23:55 [U-Boot] [PATCH v3 0/6] Add cache line alignment support Anton Staaf
2011-10-12 23:55 ` [U-Boot] [PATCH v3 1/6] cache: add ALLOC_CACHE_ALIGN_BUFFER macro Anton Staaf
2011-10-13 0:55 ` Mike Frysinger
2011-10-13 18:06 ` Anton Staaf
2011-10-13 18:15 ` Mike Frysinger
2011-10-13 18:20 ` Anton Staaf
2011-10-25 7:23 ` Wolfgang Denk
2011-10-12 23:56 ` [U-Boot] [PATCH v3 2/6] tegra: define CONFIG_SYS_CACHELINE_SIZE for tegra Anton Staaf
2011-10-25 7:23 ` Wolfgang Denk
2011-10-12 23:56 ` [U-Boot] [PATCH v3 3/6] mmc: dcache: allocate cache aligned buffer for scr and switch_status Anton Staaf
2011-10-13 0:55 ` Mike Frysinger
2011-10-25 7:25 ` Wolfgang Denk
2011-10-12 23:56 ` [U-Boot] [PATCH v3 4/6] ext2: Cache line aligned partial sector bounce buffer Anton Staaf
2011-10-25 7:25 ` Wolfgang Denk [this message]
2011-10-12 23:56 ` [U-Boot] [PATCH v3 5/6] mmc: dcache: allocate cache aligned buffers for ext_csd Anton Staaf
2011-10-13 0:56 ` Mike Frysinger
2011-10-25 7:26 ` Wolfgang Denk
2011-10-12 23:56 ` [U-Boot] [PATCH v3 6/6] part_efi: dcache: allocate cacheline aligned buffers Anton Staaf
2011-10-13 0:56 ` Mike Frysinger
2011-10-25 7:26 ` Wolfgang Denk
2011-10-24 22:08 ` [U-Boot] [PATCH v3 0/6] Add cache line alignment support Anton Staaf
2011-10-25 7:27 ` Wolfgang Denk
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20111025072559.3CBC51408EA7@gemini.denx.de \
--to=wd@denx.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.