diff for duplicates of <20111128162925.GE2465@localhost.localdomain> diff --git a/a/1.txt b/N1/1.txt index 70b10e8..7be303b 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -4,7 +4,7 @@ On Wed, Nov 23, 2011 at 03:01:48PM +0000, Pawel Moll wrote: > implementation of the DT machine support (this code is separate > from the current core tile code). > -> Signed-off-by: Pawel Moll <pawel.moll@arm.com> +> Signed-off-by: Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org> > --- > arch/arm/boot/dts/vexpress-v2p-ca5s.dts | 132 ++++++++++++++++++++++++++++ > arch/arm/boot/dts/vexpress-v2p-ca9.dts | 146 +++++++++++++++++++++++++++++++ @@ -51,30 +51,30 @@ On Wed, Nov 23, 2011 at 03:01:48PM +0000, Pawel Moll wrote: > + timer = &mb_timer01; > + }; > + -> + memory at 80000000 { +> + memory@80000000 { > + device_type = "memory"; > + reg = <0x80000000 0x40000000>; > + }; > + -> + hdlcd at 2a110000 { +> + hdlcd@2a110000 { > + compatible = "arm,hdlcd"; > + reg = <0x2a110000 0x1000>; > + interrupts = <0 85 4>; > + }; > + -> + memory-controller at 2a150000 { +> + memory-controller@2a150000 { > + compatible = "arm,pl341", "arm,primecell"; > + reg = <0x2a150000 0x1000>; > + }; > + -> + memory-controller at 2a190000 { +> + memory-controller@2a190000 { > + compatible = "arm,pl354", "arm,primecell"; > + reg = <0x2a190000 0x1000>; > + interrupts = <0 86 4>, > + <0 87 4>; > + }; > + -> + gic: interrupt-controller at 2c001000 { +> + gic: interrupt-controller@2c001000 { > + compatible = "arm,cortex-a9-gic"; > + #interrupt-cells = <3>; > + #address-cells = <0>; @@ -83,7 +83,7 @@ On Wed, Nov 23, 2011 at 03:01:48PM +0000, Pawel Moll wrote: > + <0x2c000100 0x100>; > + }; > + -> + L2: cache-controller at 2c0f0000 { +> + L2: cache-controller@2c0f0000 { > + compatible = "arm,pl310-cache"; > + reg = <0x2c0f0000 0x1000>; > + interrupts = <0 84 4>; @@ -189,43 +189,43 @@ On Wed, Nov 23, 2011 at 03:01:48PM +0000, Pawel Moll wrote: > + timer = &mb_timer01; > + }; > + -> + memory at 60000000 { +> + memory@60000000 { > + device_type = "memory"; > + reg = <0x60000000 0x40000000>; > + }; > + -> + clcd at 10020000 { +> + clcd@10020000 { > + compatible = "arm,pl111", "arm,primecell"; > + reg = <0x10020000 0x1000>; > + interrupts = <0 44 4>; > + }; > + -> + memory-controller at 100e0000 { +> + memory-controller@100e0000 { > + compatible = "arm,pl341", "arm,primecell"; > + reg = <0x100e0000 0x1000>; > + }; > + -> + memory-controller at 100e1000 { +> + memory-controller@100e1000 { > + compatible = "arm,pl354", "arm,primecell"; > + reg = <0x100e1000 0x1000>; > + interrupts = <0 45 4>, > + <0 46 4>; > + }; > + -> + timer at 100e4000 { +> + timer@100e4000 { > + compatible = "arm,sp804", "arm,primecell"; > + reg = <0x100e4000 0x1000>; > + interrupts = <0 48 4>, > + <0 49 4>; > + }; > + -> + watchdog at 100e5000 { +> + watchdog@100e5000 { > + compatible = "arm,sp805", "arm,primecell"; > + reg = <0x100e5000 0x1000>; > + interrupts = <0 51 4>; > + }; > + -> + gic: interrupt-controller at 1e001000 { +> + gic: interrupt-controller@1e001000 { > + compatible = "arm,cortex-a9-gic"; > + #interrupt-cells = <3>; > + #address-cells = <0>; @@ -234,7 +234,7 @@ On Wed, Nov 23, 2011 at 03:01:48PM +0000, Pawel Moll wrote: > + <0x1e000100 0x100>; > + }; > + -> + L2: cache-controller at 1e00a000 { +> + L2: cache-controller@1e00a000 { > + compatible = "arm,pl310-cache"; > + reg = <0x1e00a000 0x1000>; > + interrupts = <0 43 4>; diff --git a/a/content_digest b/N1/content_digest index 405dad8..05bb8bc 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,9 +1,12 @@ "ref\01322060508-11298-1-git-send-email-pawel.moll@arm.com\0" "ref\01322060508-11298-5-git-send-email-pawel.moll@arm.com\0" - "From\0dave.martin@linaro.org (Dave Martin)\0" - "Subject\0[PATCH v2 4/4] ARM: vexpress: DT-based support for CoreTiles Express A5x2 and A9x4\0" + "ref\01322060508-11298-5-git-send-email-pawel.moll-5wv7dgnIgG8@public.gmane.org\0" + "From\0Dave Martin <dave.martin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0" + "Subject\0Re: [PATCH v2 4/4] ARM: vexpress: DT-based support for CoreTiles Express A5x2 and A9x4\0" "Date\0Mon, 28 Nov 2011 16:29:25 +0000\0" - "To\0linux-arm-kernel@lists.infradead.org\0" + "To\0Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>\0" + "Cc\0devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org" + " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0" "\00:1\0" "b\0" "On Wed, Nov 23, 2011 at 03:01:48PM +0000, Pawel Moll wrote:\n" @@ -12,7 +15,7 @@ "> implementation of the DT machine support (this code is separate\n" "> from the current core tile code).\n" "> \n" - "> Signed-off-by: Pawel Moll <pawel.moll@arm.com>\n" + "> Signed-off-by: Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>\n" "> ---\n" "> arch/arm/boot/dts/vexpress-v2p-ca5s.dts | 132 ++++++++++++++++++++++++++++\n" "> arch/arm/boot/dts/vexpress-v2p-ca9.dts | 146 +++++++++++++++++++++++++++++++\n" @@ -59,30 +62,30 @@ "> +\t\ttimer = &mb_timer01;\n" "> +\t};\n" "> +\n" - "> +\tmemory at 80000000 {\n" + "> +\tmemory@80000000 {\n" "> +\t\tdevice_type = \"memory\";\n" "> +\t\treg = <0x80000000 0x40000000>;\n" "> +\t};\n" "> +\n" - "> +\thdlcd at 2a110000 {\n" + "> +\thdlcd@2a110000 {\n" "> +\t\tcompatible = \"arm,hdlcd\";\n" "> +\t\treg = <0x2a110000 0x1000>;\n" "> +\t\tinterrupts = <0 85 4>;\n" "> +\t};\n" "> +\n" - "> +\tmemory-controller at 2a150000 {\n" + "> +\tmemory-controller@2a150000 {\n" "> +\t\tcompatible = \"arm,pl341\", \"arm,primecell\";\n" "> +\t\treg = <0x2a150000 0x1000>;\n" "> +\t};\n" "> +\n" - "> +\tmemory-controller at 2a190000 {\n" + "> +\tmemory-controller@2a190000 {\n" "> +\t\tcompatible = \"arm,pl354\", \"arm,primecell\";\n" "> +\t\treg = <0x2a190000 0x1000>;\n" "> +\t\tinterrupts = <0 86 4>,\n" "> +\t\t\t <0 87 4>;\n" "> +\t};\n" "> +\n" - "> +\tgic: interrupt-controller at 2c001000 {\n" + "> +\tgic: interrupt-controller@2c001000 {\n" "> +\t\tcompatible = \"arm,cortex-a9-gic\";\n" "> +\t\t#interrupt-cells = <3>;\n" "> +\t\t#address-cells = <0>;\n" @@ -91,7 +94,7 @@ "> +\t\t <0x2c000100 0x100>;\n" "> +\t};\n" "> +\n" - "> +\tL2: cache-controller at 2c0f0000 {\n" + "> +\tL2: cache-controller@2c0f0000 {\n" "> +\t\tcompatible = \"arm,pl310-cache\";\n" "> +\t\treg = <0x2c0f0000 0x1000>;\n" "> +\t\tinterrupts = <0 84 4>;\n" @@ -197,43 +200,43 @@ "> +\t\ttimer = &mb_timer01;\n" "> +\t};\n" "> +\n" - "> +\tmemory at 60000000 {\n" + "> +\tmemory@60000000 {\n" "> +\t\tdevice_type = \"memory\";\n" "> +\t\treg = <0x60000000 0x40000000>;\n" "> +\t};\n" "> +\n" - "> +\tclcd at 10020000 {\n" + "> +\tclcd@10020000 {\n" "> +\t\tcompatible = \"arm,pl111\", \"arm,primecell\";\n" "> +\t\treg = <0x10020000 0x1000>;\n" "> +\t\tinterrupts = <0 44 4>;\n" "> +\t};\n" "> +\n" - "> +\tmemory-controller at 100e0000 {\n" + "> +\tmemory-controller@100e0000 {\n" "> +\t\tcompatible = \"arm,pl341\", \"arm,primecell\";\n" "> +\t\treg = <0x100e0000 0x1000>;\n" "> +\t};\n" "> +\n" - "> +\tmemory-controller at 100e1000 {\n" + "> +\tmemory-controller@100e1000 {\n" "> +\t\tcompatible = \"arm,pl354\", \"arm,primecell\";\n" "> +\t\treg = <0x100e1000 0x1000>;\n" "> +\t\tinterrupts = <0 45 4>,\n" "> +\t\t\t <0 46 4>;\n" "> +\t};\n" "> +\n" - "> +\ttimer at 100e4000 {\n" + "> +\ttimer@100e4000 {\n" "> +\t\tcompatible = \"arm,sp804\", \"arm,primecell\";\n" "> +\t\treg = <0x100e4000 0x1000>;\n" "> +\t\tinterrupts = <0 48 4>,\n" "> +\t\t\t <0 49 4>;\n" "> +\t};\n" "> +\n" - "> +\twatchdog at 100e5000 {\n" + "> +\twatchdog@100e5000 {\n" "> +\t\tcompatible = \"arm,sp805\", \"arm,primecell\";\n" "> +\t\treg = <0x100e5000 0x1000>;\n" "> +\t\tinterrupts = <0 51 4>;\n" "> +\t};\n" "> +\n" - "> +\tgic: interrupt-controller at 1e001000 {\n" + "> +\tgic: interrupt-controller@1e001000 {\n" "> +\t\tcompatible = \"arm,cortex-a9-gic\";\n" "> +\t\t#interrupt-cells = <3>;\n" "> +\t\t#address-cells = <0>;\n" @@ -242,7 +245,7 @@ "> +\t\t <0x1e000100 0x100>;\n" "> +\t};\n" "> +\n" - "> +\tL2: cache-controller at 1e00a000 {\n" + "> +\tL2: cache-controller@1e00a000 {\n" "> +\t\tcompatible = \"arm,pl310-cache\";\n" "> +\t\treg = <0x1e00a000 0x1000>;\n" "> +\t\tinterrupts = <0 43 4>;\n" @@ -351,4 +354,4 @@ "Cheers\n" ---Dave -3a6c6c733c20178b2cd53f0c550459e63a21030c73fc3d3024b0f1153a8966b4 +1373836947d4b2e679d9a71f4281e3d576fea04d9873d8083f677a30ae145b84
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.