From: dave.martin@linaro.org (Dave Martin)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 1/2] ARM: pl2x0/pl310: Refactor Kconfig to be more maintainable
Date: Mon, 12 Dec 2011 16:53:23 +0000 [thread overview]
Message-ID: <20111212165323.GF2296@linaro.org> (raw)
In-Reply-To: <20111212160437.GC20178@n2100.arm.linux.org.uk>
On Mon, Dec 12, 2011 at 04:04:37PM +0000, Russell King - ARM Linux wrote:
> On Mon, Dec 12, 2011 at 03:01:58PM +0000, Dave Martin wrote:
> > On Mon, Dec 12, 2011 at 02:08:37PM +0000, Russell King - ARM Linux wrote:
> > > On Mon, Dec 12, 2011 at 11:47:05AM +0000, Dave Martin wrote:
> > > > diff --git a/arch/arm/mach-exynos/Kconfig b/arch/arm/mach-exynos/Kconfig
> > > > index 724ec0f..c4c9acf 100644
> > > > --- a/arch/arm/mach-exynos/Kconfig
> > > > +++ b/arch/arm/mach-exynos/Kconfig
> > > > @@ -17,6 +17,7 @@ choice
> > > >
> > > > config ARCH_EXYNOS4
> > > > bool "SAMSUNG EXYNOS4"
> > > > + select CACHE_L2X0
> > >
> > > Doesn't this need to select HAVE_L2X0_L2CC as well?
> >
> > Probably not -- due to a moment of madness, it looks like I somehow
> > mistranslated "highbank" as "exynos4".
>
> Well, you have CACHE_L2X0 depending on HAVE_L2X0_L2CC. Selecting
> CACHE_L2X0 without HAVE_L2X0_L2CC being selected will make Kconfig
> produce a message about unmet dependencies.
>
> The other solution to this is:
>
> config CACHE_L2X0
> bool "Enable the L2x0 outer cache controller" if HAVE_L2X0_L2CC
>
> and I think that's more in keeping with what Rob mentioned in his
> message - it makes this a non-user selectable option unless
> HAVE_L2X0_L2CC is enabled.
>
> However, in this case it would be more sensible to name the option
> 'MIGHT_HAVE_CACHE_L2X0'. (btw, please name the option after the
> option it relates to.)
We still want CACHE_L2X0 to default to y even in the
MIGHT_HAVE_CACHE_L2X0 case, since it is not usually desirable to turn it
off except for debugging purposes.
Would the correct thing be:
config CACHE_L2X0
bool "Enable the L2x0 outer cache controller" if MIGHT_HAVE_CACHE_L2X0
default MIGHT_HAVE_CACHE_L2X0
That way, select CACHE_L2X0=y, MIGHT_HAVE_CACHE_L2X0=y and both=y will
all produce sensible results, if I understand correctly how this works.
...or is there a better way?
In the meantime, I will separate the pure refactoring from the other
changes.
Cheers
---Dave
next prev parent reply other threads:[~2011-12-12 16:53 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-12-12 11:47 [PATCH v3 0/2] Refactor common Kconfigs for easier maintenance Dave Martin
2011-12-12 11:47 ` [PATCH v3 1/2] ARM: pl2x0/pl310: Refactor Kconfig to be more maintainable Dave Martin
2011-12-12 14:08 ` Russell King - ARM Linux
2011-12-12 15:01 ` Dave Martin
2011-12-12 16:04 ` Russell King - ARM Linux
2011-12-12 16:53 ` Dave Martin [this message]
2011-12-12 22:22 ` Russell King - ARM Linux
2011-12-12 15:19 ` Dave Martin
2011-12-12 11:47 ` [PATCH v3 2/2] ARM: SMP: " Dave Martin
2011-12-12 14:10 ` Russell King - ARM Linux
2011-12-12 15:04 ` Dave Martin
2011-12-12 15:59 ` Russell King - ARM Linux
2011-12-12 16:40 ` Dave Martin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20111212165323.GF2296@linaro.org \
--to=dave.martin@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.