From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jesse Barnes Subject: Re: [PATCH 11/22] drm/i915: Enable DP panel power sequencing for ValleyView Date: Wed, 28 Mar 2012 16:57:12 -0700 Message-ID: <20120328165712.204bbe98@jbarnes-desktop> References: <1332967182-23298-1-git-send-email-jbarnes@virtuousgeek.org> <1332967182-23298-12-git-send-email-jbarnes@virtuousgeek.org> <20120328215933.GD2046@phenom.ffwll.local> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: Received: from oproxy7-pub.bluehost.com (oproxy7-pub.bluehost.com [67.222.55.9]) by gabe.freedesktop.org (Postfix) with SMTP id 9C0ED9E796 for ; Wed, 28 Mar 2012 16:57:15 -0700 (PDT) In-Reply-To: <20120328215933.GD2046@phenom.ffwll.local> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Daniel Vetter Cc: Beeresh G , intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org On Wed, 28 Mar 2012 23:59:33 +0200 Daniel Vetter wrote: > On Wed, Mar 28, 2012 at 01:39:31PM -0700, Jesse Barnes wrote: > > From: Shobhit Kumar > > > > VLV supports two dp panels, there are two set of panel power sequence > > registers which needed to be programmed based on the configured > > pipe. This patch add supports for the same > > > > Acked-by: Acked-by: Ben Widawsky > > Signed-off-by: Beeresh G > > Reviewed-by: Vijay Purushothaman > > Reviewed-by: Jesse Barnes > > Signed-off-by: Jesse Barnes > > Afaics we use these PP_ regs at tons of other places. Do we not need them > there or will that follow in a later patch? > -Daniel Later patch; this one hasn't been tested yet either. -- Jesse Barnes, Intel Open Source Technology Center