From mboxrd@z Thu Jan  1 00:00:00 1970
From: Daniel Vetter <daniel@ffwll.ch>
Subject: Re: [PATCH 1/2] drm/edid: adjust double-clocked cea modes
Date: Sun, 20 May 2012 17:59:42 +0200
Message-ID: <20120520155942.GD5145@phenom.ffwll.local>
References: <1336860471-7129-1-git-send-email-daniel.vetter@ffwll.ch>
	<CA+gsUGR=gBYWGuOML0sZCb1s88Qnwhtdy8tNMDRjMzzROF-vTA@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <dri-devel-bounces+sf-dri-devel=m.gmane.org@lists.freedesktop.org>
Received: from mail-wi0-f177.google.com (mail-wi0-f177.google.com
	[209.85.212.177])
	by gabe.freedesktop.org (Postfix) with ESMTP id 55C7D9E7CE
	for <dri-devel@lists.freedesktop.org>;
	Sun, 20 May 2012 08:58:24 -0700 (PDT)
Received: by wibhm14 with SMTP id hm14so1257685wib.12
	for <dri-devel@lists.freedesktop.org>;
	Sun, 20 May 2012 08:58:23 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <CA+gsUGR=gBYWGuOML0sZCb1s88Qnwhtdy8tNMDRjMzzROF-vTA@mail.gmail.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/dri-devel>,
	<mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/dri-devel>,
	<mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Sender: dri-devel-bounces+sf-dri-devel=m.gmane.org@lists.freedesktop.org
Errors-To: dri-devel-bounces+sf-dri-devel=m.gmane.org@lists.freedesktop.org
To: Paulo Zanoni <przanoni@gmail.com>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>, Intel Graphics Development <intel-gfx@lists.freedesktop.org>, DRI Development <dri-devel@lists.freedesktop.org>
List-Id: dri-devel@lists.freedesktop.org

On Mon, May 14, 2012 at 04:55:36PM -0300, Paulo Zanoni wrote:
> 2012/5/12 Daniel Vetter <daniel.vetter@ffwll.ch>:
> > The CEA spec has a bunch of very peculiar modes. For backwards
> > compatibility it specifies a bunch of modes that are suitable to
> > display old SD TV content. But these modes have such low pixel clocks
> > that pixels need to be doubled to reach the minimal clock of the HDMI
> > interface.
> >
> 
> I just tested the 2 patches. They don't work for me... My monitor
> complains the timings are not supported, and now I get a black screen
> instead of a screen with half of the vertical pixel columns.
> 
>                       HTOTAL_B: 0x035f02cf (720 active, 864 total)
>                       HBLANK_B: 0x035f02cf (720 start, 864 end)
>                        HSYNC_B: 0x031a02db (732 start, 795 end)
>                       VTOTAL_B: 0x026f023f (576 active, 624 total)
>                       VBLANK_B: 0x026f023f (576 start, 624 end)
>                        VSYNC_B: 0x02490243 (580 start, 586 end)
> 
> I believe the timings sent to the hardware must be the ones we were
> already sending before the patches...

Well, that is what actually _should_ happen. The crtc doubles every pixel,
so all horizontal timings should be twice what we program into the
registers. Looks like something is still amiss :(
-Daniel
-- 
Daniel Vetter
Mail: daniel@ffwll.ch
Mobile: +41 (0)79 365 57 48