From mboxrd@z Thu Jan  1 00:00:00 1970
From: Daniel Vetter <daniel@ffwll.ch>
Subject: Re: [PATCH 1/3] drm/i915: clarify IBX dp workaround
Date: Fri, 1 Jun 2012 21:40:18 +0200
Message-ID: <20120601194018.GD5027@phenom.ffwll.local>
References: <1338373918-1532-1-git-send-email-daniel.vetter@ffwll.ch>
	<1338373725_354455@CP5-2952>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from mail-wg0-f41.google.com (mail-wg0-f41.google.com [74.125.82.41])
	by gabe.freedesktop.org (Postfix) with ESMTP id ECC409E74F
	for <intel-gfx@lists.freedesktop.org>;
	Fri,  1 Jun 2012 12:38:53 -0700 (PDT)
Received: by wgbds1 with SMTP id ds1so785921wgb.0
	for <intel-gfx@lists.freedesktop.org>;
	Fri, 01 Jun 2012 12:38:53 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <1338373725_354455@CP5-2952>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>, Intel Graphics Development <intel-gfx@lists.freedesktop.org>
List-Id: intel-gfx@lists.freedesktop.org

On Wed, May 30, 2012 at 11:28:13AM +0100, Chris Wilson wrote:
> On Wed, 30 May 2012 12:31:56 +0200, Daniel Vetter <daniel.vetter@ffwll.ch> wrote:
> > Instead of checking for !CPT, check for IBX to make it clearer that
> > this is a IBX-specific workaround. No functional change because we
> > smash the PPT PCH into the HAS_PCH_CPT check and atm DP isn't enabled
> > on the haswell LPT PCH yet.
> > 
> > See Bspec Vol 3, Part 3, Section 4.[3-5].1 about DP[BCD], bit 30 for
> > details of this workaround.
> > 
> > Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
> Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Queued for -next, thanks for the review. Can you also please look at the
other two patches again whether my replies are satisfactory?
-Daniel
-- 
Daniel Vetter
Mail: daniel@ffwll.ch
Mobile: +41 (0)79 365 57 48