All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20120709071019.GA28527@shlinux2.ap.freescale.net>

diff --git a/a/1.txt b/N1/1.txt
index 0f51245..2047e0c 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,6 +1,6 @@
 On Fri, Jul 06, 2012 at 11:52:49PM +0800, Stephen Warren wrote:
 > On 07/06/2012 03:09 AM, Dong Aisheng wrote:
-> > From: Dong Aisheng <dong.aisheng@linaro.org>
+> > From: Dong Aisheng <dong.aisheng-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
 > > 
 > > The General Purpose Registers (GPR) is used to select operating modes for
 > > general features in the SoC, usually not related to the IOMUX itself,
diff --git a/a/content_digest b/N1/content_digest
index 58adf7f..f65e52b 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,14 +1,23 @@
  "ref\01341565763-10074-1-git-send-email-b29396@freescale.com\0"
  "ref\04FF709D1.40903@wwwdotorg.org\0"
- "From\0b29396@freescale.com (Dong Aisheng)\0"
- "Subject\0[PATCH 1/2] pinctrl: pinctrl-imx: add support for set bits for general purpose registers\0"
+ "ref\04FF709D1.40903-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org\0"
+ "From\0Dong Aisheng <b29396-KZfg59tc24xl57MIdRCFDg@public.gmane.org>\0"
+ "Subject\0Re: [PATCH 1/2] pinctrl: pinctrl-imx: add support for set bits for general purpose registers\0"
  "Date\0Mon, 9 Jul 2012 15:10:21 +0800\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
+ "Cc\0Zhao Richard-B20223 <B20223-KZfg59tc24xl57MIdRCFDg@public.gmane.org>"
+  linus.walleij-0IS4wlFg1OjSUeElwK9/Pw@public.gmane.org <linus.walleij-0IS4wlFg1OjSUeElwK9/Pw@public.gmane.org>
+  devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org <devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org>
+  Guo Shawn-R65073 <r65073-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
+  Liu Hui-R64343 <r64343-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
+  kernel-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org <kernel-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org>
+  s.hauer-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org <s.hauer-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org>
+ " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>\0"
  "\00:1\0"
  "b\0"
  "On Fri, Jul 06, 2012 at 11:52:49PM +0800, Stephen Warren wrote:\n"
  "> On 07/06/2012 03:09 AM, Dong Aisheng wrote:\n"
- "> > From: Dong Aisheng <dong.aisheng@linaro.org>\n"
+ "> > From: Dong Aisheng <dong.aisheng-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n"
  "> > \n"
  "> > The General Purpose Registers (GPR) is used to select operating modes for\n"
  "> > general features in the SoC, usually not related to the IOMUX itself,\n"
@@ -86,4 +95,4 @@
  "Regards\n"
  Dong Aisheng
 
-83cf78dfed23a3f1944aeabfce7f89fb0f66e95c0967ab5652738324b6913e77
+cdad0c2fe60114ecc74da807dbf28eec1373b0485b8c58901377e673b417f762

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.