From: Ben Widawsky <ben@bwidawsk.net>
To: intel-gfx@lists.freedesktop.org
Cc: libva@lists.freedesktop.org
Subject: Re: [PATCH 00/18] [RFC] Introduce the Haswell VECS
Date: Wed, 7 Nov 2012 12:03:01 +0000 [thread overview]
Message-ID: <20121107120301.190a405d@bwidawsk.net> (raw)
In-Reply-To: <1352219142-1395-1-git-send-email-ben@bwidawsk.net>
The basic usage of this feature is already upstream in libva.
git://anongit.freedesktop.org/vaapi/intel-driver
On Tue, 6 Nov 2012 16:25:24 +0000
Ben Widawsky <ben@bwidawsk.net> wrote:
> The VECS is a new command streamer introduced in Haswell which allows
> offloading of video post processing to a new engine called the VEBOX.
> Like other rings, it is up to userspace to take advantage of it. Also
> like the other rings, the primary enabling is turning on interrupts,
> adding the new semaphores, and other basic bits. Somewhat more
> complicated than the other rings, the VECS has its interrupts in the
> PMIMR, so as a result, I did a bunch of interrupt naming cleanups
> because I thought it made more sense.
>
> Coming separately will be the basic i-g-t test cases. I still have some
> work to do on those, but figure that the review can go on in parallel.
>
> In terms of the work history, these started as patches by me, finished by
> Haihao, and then cleaned up and rebased by me. I tried to leave credit to
> Haihao where applicable, but I rewrote a lot of his stuff, so blame me if
> something is bad.
>
> Ben Widawsky (14):
> drm/i915: Comments for semaphore clarification
> drm/i915: Semaphore MBOX update generalization
> drm/i915: Introduce VECS: the 4th ring
> drm/i915: Add VECS semaphore bits
> drm/i915: Rename ring flush functions
> drm/i915: Vebox ringbuffer init
> drm/i915: Create a more generic pm handler for hsw+
> drm/i915: make PM interrupt writes non-destructive
> drm/i915: Create an ivybridge_irq_preinstall
> drm/i915: Add PM regs to pre install
> drm/i915: Convert irq_refounct to struct
> drm/i915: consolidate interrupt naming scheme
> drm/i915: vebox interrupt get/put
> drm/i915: Enable vebox interrupts
>
> Xiang, Haihao (4):
> drm/i915: add HAS_VEBOX
> drm/i915: add VEBOX into debugfs
> drm/i915: add I915_EXEC_VEBOX to i915_gem_do_execbuffer()
> drm/i915: add I915_PARAM_HAS_VEBOX to i915_getparam
>
> drivers/gpu/drm/i915/i915_debugfs.c | 13 ++
> drivers/gpu/drm/i915/i915_dma.c | 5 +-
> drivers/gpu/drm/i915/i915_drv.c | 2 +
> drivers/gpu/drm/i915/i915_drv.h | 3 +
> drivers/gpu/drm/i915/i915_gem.c | 8 ++
> drivers/gpu/drm/i915/i915_gem_execbuffer.c | 9 ++
> drivers/gpu/drm/i915/i915_irq.c | 153 +++++++++++++++++------
> drivers/gpu/drm/i915/i915_reg.h | 148 ++++++++++++-----------
> drivers/gpu/drm/i915/intel_pm.c | 8 +-
> drivers/gpu/drm/i915/intel_ringbuffer.c | 188 +++++++++++++++++++++--------
> drivers/gpu/drm/i915/intel_ringbuffer.h | 13 +-
> include/uapi/drm/i915_drm.h | 3 +-
> 12 files changed, 383 insertions(+), 170 deletions(-)
>
--
Ben Widawsky, Intel Open Source Technology Center
prev parent reply other threads:[~2012-11-07 12:02 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-11-06 16:25 [PATCH 00/18] [RFC] Introduce the Haswell VECS Ben Widawsky
2012-11-06 16:25 ` [PATCH 01/18] drm/i915: Comments for semaphore clarification Ben Widawsky
2012-11-07 13:30 ` Jani Nikula
2012-11-06 16:25 ` [PATCH 02/18] drm/i915: Semaphore MBOX update generalization Ben Widawsky
2012-11-07 14:00 ` Jani Nikula
2012-11-06 16:25 ` [PATCH 03/18] drm/i915: Introduce VECS: the 4th ring Ben Widawsky
2012-11-06 16:25 ` [PATCH 04/18] drm/i915: Add VECS semaphore bits Ben Widawsky
2012-11-06 16:25 ` [PATCH 05/18] drm/i915: Rename ring flush functions Ben Widawsky
2012-11-07 14:47 ` Jani Nikula
2012-11-06 16:25 ` [PATCH 06/18] drm/i915: add HAS_VEBOX Ben Widawsky
2012-11-07 14:59 ` Jani Nikula
2012-11-06 16:25 ` [PATCH 07/18] drm/i915: Vebox ringbuffer init Ben Widawsky
2012-11-06 16:25 ` [PATCH 08/18] drm/i915: Create a more generic pm handler for hsw+ Ben Widawsky
2012-11-06 16:25 ` [PATCH 09/18] drm/i915: make PM interrupt writes non-destructive Ben Widawsky
2012-11-07 10:17 ` Chris Wilson
2012-11-07 11:53 ` Ben Widawsky
2012-11-12 19:11 ` [PATCH 09/18 v3] " Ben Widawsky
2012-11-12 19:39 ` [PATCH 09/18 v4] " Ben Widawsky
2012-11-06 16:25 ` [PATCH 10/18] drm/i915: Create an ivybridge_irq_preinstall Ben Widawsky
2012-11-06 16:25 ` [PATCH 11/18] drm/i915: Add PM regs to pre install Ben Widawsky
2012-11-06 16:25 ` [PATCH 12/18] drm/i915: Convert irq_refounct to struct Ben Widawsky
2012-11-06 16:25 ` [PATCH 13/18] drm/i915: consolidate interrupt naming scheme Ben Widawsky
2012-11-06 16:25 ` [PATCH 14/18] drm/i915: vebox interrupt get/put Ben Widawsky
2013-02-13 19:28 ` Daniel Vetter
2012-11-06 16:25 ` [PATCH 15/18] drm/i915: Enable vebox interrupts Ben Widawsky
2012-11-06 16:25 ` [PATCH 16/18] drm/i915: add VEBOX into debugfs Ben Widawsky
2012-11-06 16:25 ` [PATCH 17/18] drm/i915: add I915_EXEC_VEBOX to i915_gem_do_execbuffer() Ben Widawsky
2012-11-06 16:25 ` [PATCH 18/18] drm/i915: add I915_PARAM_HAS_VEBOX to i915_getparam Ben Widawsky
2012-11-07 12:03 ` Ben Widawsky [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20121107120301.190a405d@bwidawsk.net \
--to=ben@bwidawsk.net \
--cc=intel-gfx@lists.freedesktop.org \
--cc=libva@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.