All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20121116232018.GA24141@skinney-Trinity>

diff --git a/a/2.txt b/N1/2.txt
index f3dab02..f8bdc52 100644
--- a/a/2.txt
+++ b/N1/2.txt
@@ -1,5 +1,5 @@
 >From 760e18a02c0bb7eb5f5e3ebc192d43931f4c753b Mon Sep 17 00:00:00 2001
-From: "Steven L. Kinney" <steven.kinney-5C7GfCeVMHo@public.gmane.org>
+From: "Steven L. Kinney" <steven.kinney@amd.com>
 Date: Fri, 16 Nov 2012 15:27:47 -0600
 Subject: [PATCH] iommuv2/amd: Add quirk for AMD 15H_M10 IOMMUv2 Performance
  Counters
@@ -10,7 +10,7 @@ IOMMUv2 PC PCI quirk added for potential non-enable by BIOS.
 On AMD family 15h models 10h-1Fh BIOS may not enable performance counters in
 IOMMUv2's EFR.  Add a quirk to enable the counters when this happens.
 
-Signed-off-by: Steven L. Kinney <steven.kinney-5C7GfCeVMHo@public.gmane.org>
+Signed-off-by: Steven L. Kinney <steven.kinney@amd.com>
 ---
  arch/x86/kernel/quirks.c |   17 +++++++++++++++++
  include/linux/pci_ids.h  |    2 ++
diff --git a/a/3.txt b/N1/3.txt
index d1e98ab..7fa9a21 100644
--- a/a/3.txt
+++ b/N1/3.txt
@@ -1,5 +1,5 @@
 >From c51e45b34dd7075e9adc28fc1c00baecd07161db Mon Sep 17 00:00:00 2001
-From: "Steven L. Kinney" <steven.kinney-5C7GfCeVMHo@public.gmane.org>
+From: "Steven L. Kinney" <steven.kinney@amd.com>
 Date: Fri, 16 Nov 2012 15:47:14 -0600
 Subject: [PATCH] iommuv2/amd: Enable Performance Counters On Family 15h
  Models 10h-1Fh
@@ -21,7 +21,7 @@ PC bank/counter resource information and manage the IOMMUv2 PC measurment
 configuration.  Bank and counter assignment is managed outside of this driver;
 for example, within a perf IOMMUv2 PMU realization.
 
-Signed-off-by: Steven L. Kinney <steven.kinney-5C7GfCeVMHo@public.gmane.org>
+Signed-off-by: Steven L. Kinney <steven.kinney@amd.com>
 ---
  drivers/iommu/Kconfig           |   10 +++++
  drivers/iommu/amd_iommu_init.c  |   86 +++++++++++++++++++++++++++++++++++++++
diff --git a/a/4.hdr b/a/4.hdr
deleted file mode 100644
index 4b86001..0000000
--- a/a/4.hdr
+++ /dev/null
@@ -1,4 +0,0 @@
-Content-Type: text/plain; charset="us-ascii"
-MIME-Version: 1.0
-Content-Transfer-Encoding: 7bit
-Content-Disposition: inline
diff --git a/a/4.txt b/a/4.txt
deleted file mode 100644
index 8b13789..0000000
--- a/a/4.txt
+++ /dev/null
@@ -1 +0,0 @@
-
diff --git a/a/content_digest b/N1/content_digest
index 7b955cb..9864e48 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,20 +1,21 @@
- "From\0Steven Kinney <steven.kinney-5C7GfCeVMHo@public.gmane.org>\0"
+ "From\0Steven Kinney <steven.kinney@amd.com>\0"
  "Subject\0Re-send the AMD IOMMUv2 performance counter patched and PCI quirk. Sorry for the noise.\0"
  "Date\0Fri, 16 Nov 2012 17:20:18 -0600\0"
- "To\0tglx-hfZtesqFncYOwBW4kG4KsQ@public.gmane.org"
-  mingo-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org
-  hpa-YMNOUZJC4hwAvxtiuMwx3w@public.gmane.org
-  x86-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org
- " joerg.roedel-5C7GfCeVMHo@public.gmane.org\0"
- "Cc\0kgene.kim-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org"
-  swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org
-  jkosina-AlSwsSmVLrQ@public.gmane.org
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org
-  steven.kinney-5C7GfCeVMHo@public.gmane.org
-  sebastian-E0PNVn5OA6ohrxcnuTQ+TQ@public.gmane.org
-  bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org
- " myron.stowe-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org\0"
+ "To\0<tglx@linutronix.de>"
+  <mingo@redhat.com>
+  <hpa@zytor.com>
+  <x86@kernel.org>
+ " <joerg.roedel@amd.com>\0"
+ "Cc\0<bhelgaas@google.com>"
+  <sebastian@breakpoint.cc>
+  <myron.stowe@redhat.com>
+  <hdoyu@nvidia.com>
+  <swarren@wwwdotorg.org>
+  <jkosina@suse.cz>
+  <kgene.kim@samsung.com>
+  <linux-kernel@vger.kernel.org>
+  <iommu@lists.linux-foundation.org>
+ " <steven.kinney@amd.com>\0"
  "\01:1\0"
  "b\0"
  "Resending previous AMD IOMMUv2 patches due to improper extension on second\n"
@@ -24,7 +25,7 @@
  "d\00001-iommuv2-amd-add-quirk-for-15h-models-10h-1Fh.patch\0"
  "b\0"
  ">From 760e18a02c0bb7eb5f5e3ebc192d43931f4c753b Mon Sep 17 00:00:00 2001\n"
- "From: \"Steven L. Kinney\" <steven.kinney-5C7GfCeVMHo@public.gmane.org>\n"
+ "From: \"Steven L. Kinney\" <steven.kinney@amd.com>\n"
  "Date: Fri, 16 Nov 2012 15:27:47 -0600\n"
  "Subject: [PATCH] iommuv2/amd: Add quirk for AMD 15H_M10 IOMMUv2 Performance\n"
  " Counters\n"
@@ -35,7 +36,7 @@
  "On AMD family 15h models 10h-1Fh BIOS may not enable performance counters in\n"
  "IOMMUv2's EFR.  Add a quirk to enable the counters when this happens.\n"
  "\n"
- "Signed-off-by: Steven L. Kinney <steven.kinney-5C7GfCeVMHo@public.gmane.org>\n"
+ "Signed-off-by: Steven L. Kinney <steven.kinney@amd.com>\n"
  "---\n"
  " arch/x86/kernel/quirks.c |   17 +++++++++++++++++\n"
  " include/linux/pci_ids.h  |    2 ++\n"
@@ -86,7 +87,7 @@
  "d\00002-iommuv2-amd-enable-performance-counters-on-family-15h-models-10h-1Fh.patch\0"
  "b\0"
  ">From c51e45b34dd7075e9adc28fc1c00baecd07161db Mon Sep 17 00:00:00 2001\n"
- "From: \"Steven L. Kinney\" <steven.kinney-5C7GfCeVMHo@public.gmane.org>\n"
+ "From: \"Steven L. Kinney\" <steven.kinney@amd.com>\n"
  "Date: Fri, 16 Nov 2012 15:47:14 -0600\n"
  "Subject: [PATCH] iommuv2/amd: Enable Performance Counters On Family 15h\n"
  " Models 10h-1Fh\n"
@@ -108,7 +109,7 @@
  "configuration.  Bank and counter assignment is managed outside of this driver;\n"
  "for example, within a perf IOMMUv2 PMU realization.\n"
  "\n"
- "Signed-off-by: Steven L. Kinney <steven.kinney-5C7GfCeVMHo@public.gmane.org>\n"
+ "Signed-off-by: Steven L. Kinney <steven.kinney@amd.com>\n"
  "---\n"
  " drivers/iommu/Kconfig           |   10 +++++\n"
  " drivers/iommu/amd_iommu_init.c  |   86 +++++++++++++++++++++++++++++++++++++++\n"
@@ -278,7 +279,5 @@
  " struct devid_map {\n"
  "-- \n"
  1.7.9.5
- "\01:4\0"
- "b\0"
 
-e15b4a04172540bdee522ccb7a67c6170bd27631f07778186d55e403afea97fc
+eb5f571794f69d9a33b82f7c073d64e81c57c375089284eb50527879dd0ba552

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.