All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Ben Widawsky <ben@bwidawsk.net>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH] drm/i915: Implement WaVSRefCountFullforceMissDisable
Date: Mon, 28 Jan 2013 15:42:44 +0200	[thread overview]
Message-ID: <20130128134244.GL9135@intel.com> (raw)
In-Reply-To: <1359229920-7292-1-git-send-email-ben@bwidawsk.net>

On Sat, Jan 26, 2013 at 11:52:00AM -0800, Ben Widawsky wrote:
> Implements WaVSRefCountFullforceMissDisable as documented in the BSpec
> 3D workarounds chapter.
> 
> Cc: Paulo Zanoni <przanoni@gmail.com>
> Signed-off-by: Ben Widawsky <ben@bwidawsk.net>

Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>

> ---
>  drivers/gpu/drm/i915/i915_reg.h | 1 +
>  drivers/gpu/drm/i915/intel_pm.c | 4 ++++
>  2 files changed, 5 insertions(+)
> 
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index a18218c..0c89cf5 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -741,6 +741,7 @@
>  #define   GEN7_FF_TS_SCHED_HS0		(0x3<<16)
>  #define   GEN7_FF_TS_SCHED_LOAD_BALANCE	(0x1<<16)
>  #define   GEN7_FF_TS_SCHED_HW		(0x0<<16) /* Default */
> +#define   GEN7_FF_VS_REF_CNT_FFME	(1 << 15)
>  #define   GEN7_FF_VS_SCHED_HS1		(0x5<<12)
>  #define   GEN7_FF_VS_SCHED_HS0		(0x3<<12)
>  #define   GEN7_FF_VS_SCHED_LOAD_BALANCE	(0x1<<12) /* Default */
> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
> index c97714e..64d65f5 100644
> --- a/drivers/gpu/drm/i915/intel_pm.c
> +++ b/drivers/gpu/drm/i915/intel_pm.c
> @@ -3680,6 +3680,10 @@ static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)
>  	reg |= GEN7_FF_VS_SCHED_HW;
>  	reg |= GEN7_FF_DS_SCHED_HW;
>  
> +	/* WaVSRefCountFullforceMissDisable */
> +	if (IS_HASWELL(dev_priv->dev))
> +		reg &= ~GEN7_FF_VS_REF_CNT_FFME;
> +
>  	I915_WRITE(GEN7_FF_THREAD_MODE, reg);
>  }
>  
> -- 
> 1.8.1.1
> 
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx

-- 
Ville Syrjälä
Intel OTC

  reply	other threads:[~2013-01-28 13:42 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-01-26 19:52 [PATCH] drm/i915: Implement WaVSRefCountFullforceMissDisable Ben Widawsky
2013-01-28 13:42 ` Ville Syrjälä [this message]
2013-01-28 15:51   ` Daniel Vetter

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20130128134244.GL9135@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=ben@bwidawsk.net \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.