From mboxrd@z Thu Jan 1 00:00:00 1970 From: Daniel Vetter Subject: Re: [PATCH] drm/i915: Kill pipestat[] cache Date: Thu, 21 Feb 2013 14:01:32 +0100 Message-ID: <20130221130132.GG5813@phenom.ffwll.local> References: <1361387778-18037-1-git-send-email-ville.syrjala@linux.intel.com> <878v6ioyj5.fsf@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable Return-path: Received: from mail-we0-f173.google.com (mail-we0-f173.google.com [74.125.82.173]) by gabe.freedesktop.org (Postfix) with ESMTP id 8DB4AE5CC3 for ; Thu, 21 Feb 2013 04:59:13 -0800 (PST) Received: by mail-we0-f173.google.com with SMTP id r5so7318808wey.4 for ; Thu, 21 Feb 2013 04:59:12 -0800 (PST) Content-Disposition: inline In-Reply-To: <878v6ioyj5.fsf@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Jani Nikula Cc: intel-gfx@lists.freedesktop.org List-Id: intel-gfx@lists.freedesktop.org On Thu, Feb 21, 2013 at 10:34:54AM +0200, Jani Nikula wrote: > On Wed, 20 Feb 2013, ville.syrjala@linux.intel.com wrote: > > From: Ville Syrj=E4l=E4 > > > > Caching the PIPESTAT enable bits has been deemed pointless. Just > > read them from the register itself. > = > Reviewed-by: Jani Nikula Queued for -next, thanks for the patch. -Daniel -- = Daniel Vetter Software Engineer, Intel Corporation +41 (0) 79 365 57 48 - http://blog.ffwll.ch