All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <201306041044.00128.heiko@sntech.de>

diff --git a/a/1.txt b/N1/1.txt
index de7a40c..a9cf6f7 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,5 +1,5 @@
 Am Dienstag, 4. Juni 2013, 06:06:39 schrieb Jaehoon Chung:
-> On 06/03/2013 07:59 AM, Heiko Stübner wrote:
+> On 06/03/2013 07:59 AM, Heiko St?bner wrote:
 > > Cortex-A9 SoCs from Rockchip use a slightly modified variant of dw_mmc
 > > controllers that seems to require the SDMMC_CMD_USE_HOLD_REG bit to
 > > always be set.
diff --git a/a/content_digest b/N1/content_digest
index c0dc146..d8c2c29 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,29 +1,14 @@
  "ref\0201306030055.15413.heiko@sntech.de\0"
  "ref\0201306030059.03783.heiko@sntech.de\0"
  "ref\051AD67CF.60300@samsung.com\0"
- "From\0Heiko St\303\274bner <heiko@sntech.de>\0"
- "Subject\0Re: [PATCH 06/10] mmc: dw_mmc-pltfm: add Rockchip variant\0"
+ "From\0heiko@sntech.de (Heiko St\303\274bner)\0"
+ "Subject\0[PATCH 06/10] mmc: dw_mmc-pltfm: add Rockchip variant\0"
  "Date\0Tue, 4 Jun 2013 10:43:59 +0200\0"
- "To\0Jaehoon Chung <jh80.chung@samsung.com>\0"
- "Cc\0linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>"
-  Mike Turquette <mturquette@linaro.org>
-  Arnd Bergmann <arnd@arndb.de>
-  Seungwon Jeon <tgih.jun@samsung.com>
-  Linus Walleij <linus.walleij@linaro.org>
-  linux-mmc@vger.kernel.org
-  linux-kernel@vger.kernel.org <linux-kernel@vger.kernel.org>
-  Rob Herring <rob.herring@calxeda.com>
-  Olof Johansson <olof@lixom.net>
-  John Stultz <john.stultz@linaro.org>
-  Grant Likely <grant.likely@linaro.org>
-  Russell King <linux@arm.linux.org.uk>
-  Thomas Gleixner <tglx@linutronix.de>
-  Chris Ball <cjb@laptop.org>
- " devicetree-discuss@lists.ozlabs.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "Am Dienstag, 4. Juni 2013, 06:06:39 schrieb Jaehoon Chung:\n"
- "> On 06/03/2013 07:59 AM, Heiko St\303\274bner wrote:\n"
+ "> On 06/03/2013 07:59 AM, Heiko St?bner wrote:\n"
  "> > Cortex-A9 SoCs from Rockchip use a slightly modified variant of dw_mmc\n"
  "> > controllers that seems to require the SDMMC_CMD_USE_HOLD_REG bit to\n"
  "> > always be set.\n"
@@ -68,4 +53,4 @@
  "So personally I would keep it as it is for now, until more platforms using the \n"
  HOLD_REG come along to see some sort of pattern of its use?
 
-b66a1d8f18af7b2dea5de48ab44ccbd9c92e76245425510b13964be3aa87d192
+958a49da961af91a2951142df32422c0ed3ec0e47136126a6451df69ab74298f

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.