From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= <ville.syrjala@linux.intel.com>
Subject: Re: [PATCH] drm/i915: Fix VLV analog output shivers
Date: Wed, 12 Jun 2013 11:14:39 +0300
Message-ID: <20130612081439.GP5004@intel.com>
References: <1370981296-23915-1-git-send-email-ville.syrjala@linux.intel.com>
	<20130611210659.GZ22870@phenom.ffwll.local>
	<20130611161846.3a54e775@jbarnes-desktop>
Mime-Version: 1.0
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from mga03.intel.com (mga03.intel.com [143.182.124.21])
	by gabe.freedesktop.org (Postfix) with ESMTP id 25BE3E602B
	for <intel-gfx@lists.freedesktop.org>;
	Wed, 12 Jun 2013 01:14:44 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <20130611161846.3a54e775@jbarnes-desktop>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: Jesse Barnes <jbarnes@virtuousgeek.org>
Cc: intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

On Tue, Jun 11, 2013 at 04:18:46PM -0700, Jesse Barnes wrote:
> On Tue, 11 Jun 2013 23:06:59 +0200
> Daniel Vetter <daniel@ffwll.ch> wrote:
> =

> > On Tue, Jun 11, 2013 at 11:08:16PM +0300, ville.syrjala@linux.intel.com=
 wrote:
> > > From: Ville Syrj=E4l=E4 <ville.syrjala@linux.intel.com>
> > > =

> > > The current PLL settings produce a rather unstable picture when
> > > I hook up a VLV to my HP ZR24w display via a VGA cable. Switching
> > > the PLL to hybrid mode makes the picture a lot more stable. No
> > > idea if this is truly wise though...
> > =

> > Ok, you've just slipped up here and mentioned that the changed bit is f=
or
> > "hybrid mode". Can I have real register defines for this magic now plea=
se?
> > =

> > Apparently Jesse just weaseled out of real work claiming that it's not
> > documented at all ;-)
> > =

> =

> There are some bits we could use, but we'd be making up the name.  On
> top of that, the hex value is used in the docs, so if we make up bit
> field names, we'll end up double taking everytime we look at these bits.
> =

> So there's no good answer here... :/

For this particular register I've not seen any documented "correct"
value. I have no idea where the values used in the code came from. If
you have a document that has them, I'd like to see it.

There are certainly some register values that are specified as raw hex
numbers in some docs, but I've noticed that in some cases even those
don't agree with our code :(

-- =

Ville Syrj=E4l=E4
Intel OTC