From: Ben Widawsky <ben@bwidawsk.net>
To: Daniel Vetter <daniel@ffwll.ch>
Cc: mesa-dev@lists.freedesktop.org,
Intel GFX <intel-gfx@lists.freedesktop.org>,
"Tamminen, Eero T" <eero.t.tamminen@intel.com>,
Ben Widawsky <benjamin.widawsky@intel.com>
Subject: Re: [benjamin.widawsky@intel.com: intel_gpu_top broken for HSW. Ideas needed]
Date: Fri, 12 Jul 2013 10:27:06 -0700 [thread overview]
Message-ID: <20130712172706.GA15384@bwidawsk.net> (raw)
In-Reply-To: <CAKMK7uFiYsuTH38iWHB218547bLOjN78bfauqp8riGkbb+HNRA@mail.gmail.com>
On Fri, Jul 12, 2013 at 07:16:37PM +0200, Daniel Vetter wrote:
> On Fri, Jul 12, 2013 at 7:12 PM, Ben Widawsky
> <benjamin.widawsky@intel.com> wrote:
> > FWD'd from our internal list now that we have more insight.
> > ----- Forwarded message from Ben Widawsky <benjamin.widawsky@intel.com> -----
> >
> > Date: Thu, 11 Jul 2013 10:32:03 -0700
> > From: Ben Widawsky <benjamin.widawsky@intel.com>
> > To: linux-gfx@linux.intel.com
> > Subject: intel_gpu_top broken for HSW. Ideas needed
> > Message-ID: <20130711173202.GB8802@intel.com>
> >
> > Hi everybody.
> >
> > While investigating a hard hang on Haswell. Eero noticed that
> > intel_gpu_top helped to invoke the hang faster. I used this in my test
> > case to validation, and they are suspecting it is a known issue which we
> > have not yet worked around (and cannot reasonably workaround).
> >
> > [internal bug sighting redacted]
> >
> > To sum up, we cannot concurrently access registers within the same
> > cacheline. It has the potential to hit a known bug.
> >
> > I see some choices:
> > 1. Don't do anything.
> > 2. Try to eliminate shared registers as much as possible. Instdone is
> > used by the hangcheck, and we can eliminate hangcheck with a
> > module parameter. Eero, can you try this as a workaround, btw?
> > 3. Somehow make the kernel collect the top data and serialize access
> > there.
> >
> > Anyone else have input? I personally do not use top very much, so I
> > won't be volunteering to do any of these.
>
>
> For now I'd just vote for a warning on gen6+ on the intel-gpu-top
> screen that this might hang hw. If anyone cares we could add a debugfs
> interface (or finally get real approval for the performance counters
> the hw has an expose them properly). Not a intel_gpu_top user myself
> though.
> -Daniel
>
Eero: I meant to add by the way, ring head/tail are also used as much as
instdone. So Maybe we can get rid of that for the ring fullness check.
We're *very* likely to hit that one.
--
Ben Widawsky, Intel Open Source Technology Center
next prev parent reply other threads:[~2013-07-12 17:27 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-07-12 17:12 [benjamin.widawsky@intel.com: intel_gpu_top broken for HSW. Ideas needed] Ben Widawsky
2013-07-12 17:16 ` Daniel Vetter
2013-07-12 17:27 ` Ben Widawsky [this message]
2013-07-12 17:35 ` Ben Widawsky
2013-07-15 9:42 ` Mika Kuoppala
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20130712172706.GA15384@bwidawsk.net \
--to=ben@bwidawsk.net \
--cc=benjamin.widawsky@intel.com \
--cc=daniel@ffwll.ch \
--cc=eero.t.tamminen@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=mesa-dev@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.