From: Paolo Bonzini <pbonzini@redhat.com>
To: Gleb Natapov <gleb@redhat.com>
Cc: qemu-devel@nongnu.org, afaerber@suse.de, ehabkost@redhat.com
Subject: Re: [Qemu-devel] [PATCH v2 2/2] kvm: migrate vPMU state
Date: Thu, 1 Aug 2013 15:48:29 +0200 [thread overview]
Message-ID: <20130801134829.GK5245@mail.corp.redhat.com> (raw)
In-Reply-To: <20130801131212.GG6042@redhat.com>
On Aug 01 2013, Gleb Natapov wrote:
> On Thu, Aug 01, 2013 at 03:03:12PM +0200, Paolo Bonzini wrote:
> > > KVM disabled HW counters when outside of a guest mode (otherwise result
> > > will be useless), so I do not see how the problem you describe can
> > > happen.
> >
> > Yes, you're right.
> >
> > > On the other hand MPU emulation assumes that counter have to be disabled
> > > while MSR_IA32_PERFCTR0 is written since write to MSR_IA32_PERFCTR0 does
> > > not reprogram perf evens, so we need either disable/enable counters to
> > > write MSR_IA32_PERFCTR0 or have this patch in the kernel:
> > >
> > > diff --git a/arch/x86/kvm/pmu.c b/arch/x86/kvm/pmu.c
> > > index 5c4f631..bf14e42 100644
> > > --- a/arch/x86/kvm/pmu.c
> > > +++ b/arch/x86/kvm/pmu.c
> > > @@ -412,6 +412,8 @@ int kvm_pmu_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
> > > if (!msr_info->host_initiated)
> > > data = (s64)(s32)data;
> > > pmc->counter += data - read_pmc(pmc);
> > > + if (msr_info->host_initiated)
> > > + reprogram_gp_counter(pmc, pmc->eventsel);
> > > return 0;
> > > } else if ((pmc = get_gp_pmc(pmu, index, MSR_P6_EVNTSEL0))) {
> > > if (data == pmc->eventsel)
> >
> > Why do you need "if (msr_info->host_initiated)"? I could not find any
> > hint in the manual that the overflow counter will still use the value
> > of the counter that was programmed first.
> >
> Not sure I understand. What "overflow counter will still use the value
> of the counter that was programmed first" means?
>
> spec says in no vague terms that counter should be disabled before
> writing into the MSR and it means that reprogram_gp_counter() will be
> called again when guest will enable counter later,
Yeah, I found it now.
> I am OK with your patch, it is a little bit unfortunate that userspase
> should care about such low level details though.
Is it a Reviewed-by?
Paolo
next prev parent reply other threads:[~2013-08-01 13:48 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-07-25 15:05 [Qemu-devel] [PATCH v2 0/2] kvm: migrate vPMU state Paolo Bonzini
2013-07-25 15:05 ` [Qemu-devel] [PATCH v2 1/2] target-i386: remove tabs from target-i386/cpu.h Paolo Bonzini
2013-07-25 15:05 ` [Qemu-devel] [PATCH v2 2/2] kvm: migrate vPMU state Paolo Bonzini
2013-07-28 12:57 ` Gleb Natapov
2013-07-28 13:51 ` Paolo Bonzini
2013-07-28 13:54 ` Gleb Natapov
2013-07-28 14:07 ` Paolo Bonzini
2013-07-28 14:24 ` Gleb Natapov
2013-08-01 13:03 ` Paolo Bonzini
2013-08-01 13:12 ` Gleb Natapov
2013-08-01 13:48 ` Paolo Bonzini [this message]
2013-08-01 13:50 ` Gleb Natapov
2013-07-28 13:03 ` [Qemu-devel] [PATCH v2 0/2] " Andreas Färber
2013-07-28 13:05 ` Gleb Natapov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20130801134829.GK5245@mail.corp.redhat.com \
--to=pbonzini@redhat.com \
--cc=afaerber@suse.de \
--cc=ehabkost@redhat.com \
--cc=gleb@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.