All of lore.kernel.org
 help / color / mirror / Atom feed
From: Stephen Boyd <sboyd@codeaurora.org>
To: Josh Cartwright <joshc@codeaurora.org>
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-arm-msm@vger.kernel.org,
	Sagar Dharia <sdharia@codeaurora.org>,
	Gilad Avidov <gavidov@codeaurora.org>,
	Michael Bohan <mbohan@codeaurora.org>
Subject: Re: [PATCH v3 05/10] spmi: pmic_arb: add support for interrupt handling
Date: Wed, 30 Oct 2013 11:17:55 -0700	[thread overview]
Message-ID: <20131030181755.GJ21983@codeaurora.org> (raw)
In-Reply-To: <4acd03d0a436d44faab8c6b62b51c23851d98d8f.1382985169.git.joshc@codeaurora.org>

On 10/28, Josh Cartwright wrote:
> @@ -108,12 +111,17 @@ struct spmi_pmic_arb_dev {
>  	void __iomem		*base;
>  	void __iomem		*intr;
>  	void __iomem		*cnfg;
> +	unsigned int		irq;
>  	bool			allow_wakeup;
>  	spinlock_t		lock;
>  	u8			channel;
>  	u8			min_apid;
>  	u8			max_apid;
>  	u32			mapping_table[SPMI_MAPPING_TABLE_LEN];
> +	int			bus_nr;

This looks unused.

> +	struct irq_domain	*domain;
> +	struct spmi_controller	*spmic;
> +	u16			apid_to_ppid[256];
>  };
>  
>  static inline u32 pmic_arb_base_read(struct spmi_pmic_arb_dev *dev, u32 offset)
[...]
> +
> +static void pmic_arb_chained_irq(unsigned int irq, struct irq_desc *desc)
> +{
> +	struct spmi_pmic_arb_dev *pa = irq_get_handler_data(irq);
> +	struct irq_chip *chip = irq_get_chip(irq);
> +	void __iomem *intr = pa->intr;
> +	int first = pa->min_apid >> 5;
> +	int last = pa->max_apid >> 5;
> +	int i, id;
> +	u8 ee = 0; /*pa->owner;*/

TODO?

> +	u32 status;
> +
> +	chained_irq_enter(chip, desc);
> +
> +	for (i = first; i <= last; ++i) {
> +		status = readl_relaxed(intr + SPMI_PIC_OWNER_ACC_STATUS(ee, i));
> +		while (status) {
> +			id = ffs(status) - 1;
> +			status &= ~(1 << id);
> +			periph_interrupt(pa, id + i * 32);
> +		}
> +	}
> +
> +	chained_irq_exit(chip, desc);
> +}
> +
[...]
> +static int qpnpint_irq_domain_dt_translate(struct irq_domain *d,
> +					   struct device_node *controller,
> +					   const u32 *intspec,
> +					   unsigned int intsize,
> +					   unsigned long *out_hwirq,
> +					   unsigned int *out_type)
> +{
> +	struct spmi_pmic_arb_dev *pa = d->host_data;
> +	struct spmi_pmic_arb_irq_spec spec;
> +	int err;
> +	u8 apid;
> +
> +	dev_dbg(&pa->spmic->dev,
> +		"intspec[0] 0x%1x intspec[1] 0x%02x intspec[2] 0x%02x\n",
> +		intspec[0], intspec[1], intspec[2]);
> +
> +	if (d->of_node != controller)
> +		return -EINVAL;
> +	if (intsize != 4)
> +		return -EINVAL;
> +	if (intspec[0] > 0xF || intspec[1] > 0xFF || intspec[2] > 0x7)
> +		return -EINVAL;
> +
> +	spec.slave = intspec[0];
> +	spec.per   = intspec[1];
> +	spec.irq   = intspec[2];
> +
> +	err = search_mapping_table(pa, &spec, &apid);
> +	if (err)
> +		return err;
> +
> +	pa->apid_to_ppid[apid] = spec.slave << 8 | spec.per;
> +
> +	/* Keep track of {max,min}_apid for bounding search during interrupt */
> +	if (apid > pa->max_apid)
> +		pa->max_apid = apid;
> +	if (apid < pa->min_apid)
> +		pa->min_apid = apid;

Ah makes sense now why we set this to the opposite values in
probe.  Please put a comment in patch 4 and maybe move that setup
in patch 4 to this patch.

> +
> +	*out_hwirq = spec.slave << 24
> +		   | spec.per   << 16
> +		   | spec.irq   << 8
> +		   | apid;
> +	*out_type  = intspec[3] & IRQ_TYPE_SENSE_MASK;
> +
> +	dev_dbg(&pa->spmic->dev, "out_hwirq = %lu\n", *out_hwirq);
> +
> +	return 0;
> +}
> +
[...]
>  static int spmi_pmic_arb_probe(struct platform_device *pdev)
>  {
>  	struct spmi_pmic_arb_dev *pa;
>  	struct spmi_controller *ctrl;
>  	struct resource *res;
> -	int err, i;
> +	int err = 0, i;
>  
>  	ctrl = spmi_controller_alloc(&pdev->dev, sizeof(*pa));
>  	if (!ctrl)
>  		return -ENOMEM;
>  
>  	pa = spmi_controller_get_drvdata(ctrl);
> +	pa->spmic = ctrl;
>  
>  	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "core");
>  	pa->base = devm_ioremap_resource(&ctrl->dev, res);
> @@ -349,6 +679,12 @@ static int spmi_pmic_arb_probe(struct platform_device *pdev)
>  		goto err_put_ctrl;
>  	}
>  
> +	pa->irq = platform_get_irq(pdev, 0);
> +	if (pa->irq < 0) {
> +		err = pa->irq;
> +		goto err_put_ctrl;
> +	}
> +
>  	for (i = 0; i < ARRAY_SIZE(pa->mapping_table); ++i)
>  		pa->mapping_table[i] = readl_relaxed(
>  				pa->cnfg + SPMI_MAPPING_TABLE_REG(i));
> @@ -364,15 +700,30 @@ static int spmi_pmic_arb_probe(struct platform_device *pdev)
>  	ctrl->read_cmd = pmic_arb_read_cmd;
>  	ctrl->write_cmd = pmic_arb_write_cmd;
>  
> +	dev_dbg(&pdev->dev, "adding irq domain\n");
> +	pa->domain = irq_domain_add_tree(pdev->dev.of_node,
> +					 &pmic_arb_irq_domain_ops, pa);
> +	if (!pa->domain) {
> +		dev_err(&pdev->dev, "unable to create irq_domain\n");
> +		goto err_put_ctrl;

Why do we silently ignore the error here? Is the irqchip
functionality optional? Setting err here should allow us to skip
intializing err to 0 up at the top of this function.

> +	}
> +
> +	irq_set_handler_data(pa->irq, pa);
> +	irq_set_chained_handler(pa->irq, pmic_arb_chained_irq);
> +
>  	err = spmi_controller_add(ctrl);
>  	if (err)
> -		goto err_put_ctrl;
> +		goto err_domain_remove;
>  
>  	dev_dbg(&ctrl->dev, "PMIC Arb Version 0x%x\n",
>  		pmic_arb_base_read(pa, PMIC_ARB_VERSION));
>  
>  	return 0;
>  
> +err_domain_remove:
> +	irq_set_chained_handler(pa->irq, NULL);
> +	irq_set_handler_data(pa->irq, NULL);
> +	irq_domain_remove(pa->domain);
>  err_put_ctrl:
>  	spmi_controller_put(ctrl);
>  	return err;

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation

WARNING: multiple messages have this Message-ID (diff)
From: sboyd@codeaurora.org (Stephen Boyd)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 05/10] spmi: pmic_arb: add support for interrupt handling
Date: Wed, 30 Oct 2013 11:17:55 -0700	[thread overview]
Message-ID: <20131030181755.GJ21983@codeaurora.org> (raw)
In-Reply-To: <4acd03d0a436d44faab8c6b62b51c23851d98d8f.1382985169.git.joshc@codeaurora.org>

On 10/28, Josh Cartwright wrote:
> @@ -108,12 +111,17 @@ struct spmi_pmic_arb_dev {
>  	void __iomem		*base;
>  	void __iomem		*intr;
>  	void __iomem		*cnfg;
> +	unsigned int		irq;
>  	bool			allow_wakeup;
>  	spinlock_t		lock;
>  	u8			channel;
>  	u8			min_apid;
>  	u8			max_apid;
>  	u32			mapping_table[SPMI_MAPPING_TABLE_LEN];
> +	int			bus_nr;

This looks unused.

> +	struct irq_domain	*domain;
> +	struct spmi_controller	*spmic;
> +	u16			apid_to_ppid[256];
>  };
>  
>  static inline u32 pmic_arb_base_read(struct spmi_pmic_arb_dev *dev, u32 offset)
[...]
> +
> +static void pmic_arb_chained_irq(unsigned int irq, struct irq_desc *desc)
> +{
> +	struct spmi_pmic_arb_dev *pa = irq_get_handler_data(irq);
> +	struct irq_chip *chip = irq_get_chip(irq);
> +	void __iomem *intr = pa->intr;
> +	int first = pa->min_apid >> 5;
> +	int last = pa->max_apid >> 5;
> +	int i, id;
> +	u8 ee = 0; /*pa->owner;*/

TODO?

> +	u32 status;
> +
> +	chained_irq_enter(chip, desc);
> +
> +	for (i = first; i <= last; ++i) {
> +		status = readl_relaxed(intr + SPMI_PIC_OWNER_ACC_STATUS(ee, i));
> +		while (status) {
> +			id = ffs(status) - 1;
> +			status &= ~(1 << id);
> +			periph_interrupt(pa, id + i * 32);
> +		}
> +	}
> +
> +	chained_irq_exit(chip, desc);
> +}
> +
[...]
> +static int qpnpint_irq_domain_dt_translate(struct irq_domain *d,
> +					   struct device_node *controller,
> +					   const u32 *intspec,
> +					   unsigned int intsize,
> +					   unsigned long *out_hwirq,
> +					   unsigned int *out_type)
> +{
> +	struct spmi_pmic_arb_dev *pa = d->host_data;
> +	struct spmi_pmic_arb_irq_spec spec;
> +	int err;
> +	u8 apid;
> +
> +	dev_dbg(&pa->spmic->dev,
> +		"intspec[0] 0x%1x intspec[1] 0x%02x intspec[2] 0x%02x\n",
> +		intspec[0], intspec[1], intspec[2]);
> +
> +	if (d->of_node != controller)
> +		return -EINVAL;
> +	if (intsize != 4)
> +		return -EINVAL;
> +	if (intspec[0] > 0xF || intspec[1] > 0xFF || intspec[2] > 0x7)
> +		return -EINVAL;
> +
> +	spec.slave = intspec[0];
> +	spec.per   = intspec[1];
> +	spec.irq   = intspec[2];
> +
> +	err = search_mapping_table(pa, &spec, &apid);
> +	if (err)
> +		return err;
> +
> +	pa->apid_to_ppid[apid] = spec.slave << 8 | spec.per;
> +
> +	/* Keep track of {max,min}_apid for bounding search during interrupt */
> +	if (apid > pa->max_apid)
> +		pa->max_apid = apid;
> +	if (apid < pa->min_apid)
> +		pa->min_apid = apid;

Ah makes sense now why we set this to the opposite values in
probe.  Please put a comment in patch 4 and maybe move that setup
in patch 4 to this patch.

> +
> +	*out_hwirq = spec.slave << 24
> +		   | spec.per   << 16
> +		   | spec.irq   << 8
> +		   | apid;
> +	*out_type  = intspec[3] & IRQ_TYPE_SENSE_MASK;
> +
> +	dev_dbg(&pa->spmic->dev, "out_hwirq = %lu\n", *out_hwirq);
> +
> +	return 0;
> +}
> +
[...]
>  static int spmi_pmic_arb_probe(struct platform_device *pdev)
>  {
>  	struct spmi_pmic_arb_dev *pa;
>  	struct spmi_controller *ctrl;
>  	struct resource *res;
> -	int err, i;
> +	int err = 0, i;
>  
>  	ctrl = spmi_controller_alloc(&pdev->dev, sizeof(*pa));
>  	if (!ctrl)
>  		return -ENOMEM;
>  
>  	pa = spmi_controller_get_drvdata(ctrl);
> +	pa->spmic = ctrl;
>  
>  	res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "core");
>  	pa->base = devm_ioremap_resource(&ctrl->dev, res);
> @@ -349,6 +679,12 @@ static int spmi_pmic_arb_probe(struct platform_device *pdev)
>  		goto err_put_ctrl;
>  	}
>  
> +	pa->irq = platform_get_irq(pdev, 0);
> +	if (pa->irq < 0) {
> +		err = pa->irq;
> +		goto err_put_ctrl;
> +	}
> +
>  	for (i = 0; i < ARRAY_SIZE(pa->mapping_table); ++i)
>  		pa->mapping_table[i] = readl_relaxed(
>  				pa->cnfg + SPMI_MAPPING_TABLE_REG(i));
> @@ -364,15 +700,30 @@ static int spmi_pmic_arb_probe(struct platform_device *pdev)
>  	ctrl->read_cmd = pmic_arb_read_cmd;
>  	ctrl->write_cmd = pmic_arb_write_cmd;
>  
> +	dev_dbg(&pdev->dev, "adding irq domain\n");
> +	pa->domain = irq_domain_add_tree(pdev->dev.of_node,
> +					 &pmic_arb_irq_domain_ops, pa);
> +	if (!pa->domain) {
> +		dev_err(&pdev->dev, "unable to create irq_domain\n");
> +		goto err_put_ctrl;

Why do we silently ignore the error here? Is the irqchip
functionality optional? Setting err here should allow us to skip
intializing err to 0 up at the top of this function.

> +	}
> +
> +	irq_set_handler_data(pa->irq, pa);
> +	irq_set_chained_handler(pa->irq, pmic_arb_chained_irq);
> +
>  	err = spmi_controller_add(ctrl);
>  	if (err)
> -		goto err_put_ctrl;
> +		goto err_domain_remove;
>  
>  	dev_dbg(&ctrl->dev, "PMIC Arb Version 0x%x\n",
>  		pmic_arb_base_read(pa, PMIC_ARB_VERSION));
>  
>  	return 0;
>  
> +err_domain_remove:
> +	irq_set_chained_handler(pa->irq, NULL);
> +	irq_set_handler_data(pa->irq, NULL);
> +	irq_domain_remove(pa->domain);
>  err_put_ctrl:
>  	spmi_controller_put(ctrl);
>  	return err;

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation

  reply	other threads:[~2013-10-30 18:17 UTC|newest]

Thread overview: 82+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-10-28 18:32 [PATCH v3 00/10] Add support for the System Power Management Interface (SPMI) Josh Cartwright
2013-10-28 18:32 ` Josh Cartwright
2013-10-28 18:12 ` [PATCH v3 03/10] spmi: add generic SPMI controller binding documentation Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-28 18:12 ` [PATCH v3 01/10] of: Add empty for_each_available_child_of_node() macro definition Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-29  5:50   ` Rob Herring
2013-10-29  5:50     ` Rob Herring
2013-10-28 18:12 ` [PATCH v3 04/10] spmi: Add MSM PMIC Arbiter SPMI controller Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-30 18:05   ` Stephen Boyd
2013-10-30 18:05     ` Stephen Boyd
2013-10-30 19:17     ` Josh Cartwright
2013-10-30 19:17       ` Josh Cartwright
2013-10-28 18:12 ` [PATCH v3 02/10] spmi: Linux driver framework for SPMI Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-29 15:02   ` Ivan T. Ivanov
2013-10-29 15:02     ` Ivan T. Ivanov
2013-10-29 16:26     ` Josh Cartwright
2013-10-29 16:26       ` Josh Cartwright
2013-10-29 18:00       ` Ivan T. Ivanov
2013-10-29 18:00         ` Ivan T. Ivanov
2013-10-29 15:21   ` Lars-Peter Clausen
2013-10-29 15:21     ` Lars-Peter Clausen
2013-10-29 15:56     ` Josh Cartwright
2013-10-29 15:56       ` Josh Cartwright
2013-10-29 16:30       ` Stephen Boyd
2013-10-29 16:30         ` Stephen Boyd
2013-10-29 19:18         ` Lars-Peter Clausen
2013-10-29 19:18           ` Lars-Peter Clausen
2013-10-29 19:26       ` Lars-Peter Clausen
2013-10-29 19:26         ` Lars-Peter Clausen
2013-10-29 16:52   ` Stephen Boyd
2013-10-29 16:52     ` Stephen Boyd
2013-10-30 19:37     ` Josh Cartwright
2013-10-30 19:37       ` Josh Cartwright
2013-10-30 19:45       ` Stephen Boyd
2013-10-30 19:45         ` Stephen Boyd
2013-10-30  0:11   ` Russell King - ARM Linux
2013-10-30  0:11     ` Russell King - ARM Linux
2013-10-28 18:12 ` [PATCH v3 05/10] spmi: pmic_arb: add support for interrupt handling Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-30 18:17   ` Stephen Boyd [this message]
2013-10-30 18:17     ` Stephen Boyd
2013-10-30 19:10     ` Josh Cartwright
2013-10-30 19:10       ` Josh Cartwright
2013-10-28 18:12 ` [PATCH v3 07/10] regmap: add SPMI support Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-28 20:01   ` Mark Brown
2013-10-28 20:01     ` Mark Brown
2013-10-28 18:12 ` [PATCH v3 06/10] spmi: document the PMIC arbiter SPMI bindings Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-29 14:08   ` Ivan T. Ivanov
2013-10-29 14:08     ` Ivan T. Ivanov
2013-10-29 15:12     ` Josh Cartwright
2013-10-29 15:12       ` Josh Cartwright
2013-10-28 18:12 ` [PATCH v3 08/10] mfd: pm8x41: add support for Qualcomm 8x41 PMICs Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-29  0:40   ` Stephen Boyd
2013-10-29  0:40     ` Stephen Boyd
2013-10-29 15:56   ` Lee Jones
2013-10-29 15:56     ` Lee Jones
2013-10-29 16:03     ` Josh Cartwright
2013-10-29 16:03       ` Josh Cartwright
2013-10-28 18:12 ` [PATCH v3 09/10] mfd: pm8x41: document device tree bindings Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-29 14:18   ` Ivan T. Ivanov
2013-10-29 14:18     ` Ivan T. Ivanov
2013-10-29 15:05     ` Josh Cartwright
2013-10-29 15:05       ` Josh Cartwright
2013-10-29 15:31       ` Ivan T. Ivanov
2013-10-29 15:31         ` Ivan T. Ivanov
2013-10-28 18:12 ` [PATCH v3 10/10] rtc: pm8xxx: add support for pm8941 Josh Cartwright
2013-10-28 18:12   ` Josh Cartwright
2013-10-29 20:09   ` Stephen Boyd
2013-10-29 20:09     ` Stephen Boyd
2013-10-29 20:15     ` Greg Kroah-Hartman
2013-10-29 20:15       ` Greg Kroah-Hartman
2013-10-29 20:20       ` Stephen Boyd
2013-10-29 20:20         ` Stephen Boyd
2013-10-29 20:32         ` Greg Kroah-Hartman
2013-10-29 20:32           ` Greg Kroah-Hartman

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20131030181755.GJ21983@codeaurora.org \
    --to=sboyd@codeaurora.org \
    --cc=gavidov@codeaurora.org \
    --cc=gregkh@linuxfoundation.org \
    --cc=joshc@codeaurora.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mbohan@codeaurora.org \
    --cc=sdharia@codeaurora.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.