From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ben Widawsky <ben@bwidawsk.net>
Subject: Re: [PATCH] gem_pin: Be explicit about GGTT needs
Date: Thu, 7 Nov 2013 10:58:24 -0800
Message-ID: <20131107185824.GD13403@bwidawsk.net>
References: <1383797102-1906-1-git-send-email-benjamin.widawsky@intel.com>
	<20131107083306.GO14082@phenom.ffwll.local>
	<20131107181113.GA13403@bwidawsk.net>
	<CAKMK7uFkcoDurdnFyDOH+bnK7ORNKnjC_+trkCNxBROYtvLV3g@mail.gmail.com>
	<20131107184652.GC13403@bwidawsk.net>
	<CAKMK7uGYfRh5A8Grs5Dw05+rxSJOCO+5_SSTbwyufWXJUi2gdQ@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mail.bwidawsk.net (bwidawsk.net [166.78.191.112])
	by gabe.freedesktop.org (Postfix) with ESMTP id 1CF6C112F9F
	for <intel-gfx@lists.freedesktop.org>;
	Thu,  7 Nov 2013 10:58:28 -0800 (PST)
Content-Disposition: inline
In-Reply-To: <CAKMK7uGYfRh5A8Grs5Dw05+rxSJOCO+5_SSTbwyufWXJUi2gdQ@mail.gmail.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces@lists.freedesktop.org
Errors-To: intel-gfx-bounces@lists.freedesktop.org
To: Daniel Vetter <daniel@ffwll.ch>
Cc: Intel GFX <intel-gfx@lists.freedesktop.org>, Ben Widawsky <benjamin.widawsky@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

On Thu, Nov 07, 2013 at 07:54:59PM +0100, Daniel Vetter wrote:
> On Thu, Nov 7, 2013 at 7:46 PM, Ben Widawsky <ben@bwidawsk.net> wrote:
> > On Thu, Nov 07, 2013 at 07:36:50PM +0100, Daniel Vetter wrote:
> >> On Thu, Nov 7, 2013 at 7:11 PM, Ben Widawsky <ben@bwidawsk.net> wrote:
> >> >> > @@ -63,7 +65,7 @@ static void exec(int fd, uint32_t handle, uint32_t offset)
> >> >> >     gem_exec[0].relocs_ptr = (uintptr_t) gem_reloc;
> >> >> >     gem_exec[0].alignment = 0;
> >> >> >     gem_exec[0].offset = 0;
> >> >> > -   gem_exec[0].flags = 0;
> >> >> > +   gem_exec[0].flags = LOCAL__EXEC_OBJ_NEEDS_GTT;
> >> >>
> >> >> This only really works with the aliasing ppgtt stuff on gen6, I'd just
> >> >> skip the test -it's not really useful with real ppgtt.
> >> >> -Daniel
> >> >
> >> > It is really useful with real ppgtt. Please rethink your assertion.
> >>
> >> The test links up the global gtt used by the current pin ioctl with
> >> the ppgtt. That's not useful, except when they alias. If we want
> >> soft-pinning, then we need a new ioctl mode to return the right
> >> address from the right address space. Which means a new (sub)test.
> >> -Daniel
> >
> > This is only indirectly related to soft pinning. No context will ever have the
> > global GTT address space. If you want to support the pin IOCTL, (which
> > Chris has before said he requires - the original patch series disabled
> > it) you must do this. We already have a flag that does what we want,
> > and, demonstrably, a test which exercises it.
> >
> > I do not think a new ioctl, nor a new subtest is the solution for this.
> 
> Ok, I'll wait until I see the code that implements this on top of
> ppgtt. But until we have that I don't think we need to change the test
> at all.
> -Daniel

This is a question for Chris. If DDX only depends on the behavior with
aliasing PPGTT, then I agree - no test change needed.

-- 
Ben Widawsky, Intel Open Source Technology Center