From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754106AbaAGUwK (ORCPT ); Tue, 7 Jan 2014 15:52:10 -0500 Received: from merlin.infradead.org ([205.233.59.134]:41377 "EHLO merlin.infradead.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751350AbaAGUwA (ORCPT ); Tue, 7 Jan 2014 15:52:00 -0500 Date: Tue, 7 Jan 2014 21:51:45 +0100 From: Peter Zijlstra To: Andi Kleen Cc: Alexander Shishkin , Ingo Molnar , Arnaldo Carvalho de Melo , Ingo Molnar , linux-kernel@vger.kernel.org, David Ahern , Frederic Weisbecker , Jiri Olsa , Mike Galbraith , Namhyung Kim , Paul Mackerras , Stephane Eranian Subject: Re: [PATCH v0 04/71] itrace: Infrastructure for instruction flow tracing units Message-ID: <20140107205145.GE2480@laptop.programming.kicks-ass.net> References: <87ob4drsww.fsf@ashishki-desk.ger.corp.intel.com> <20131219112812.GY21999@twins.programming.kicks-ass.net> <20131219123955.GA18186@gmail.com> <87haa4kj4y.fsf@ashishki-desk.ger.corp.intel.com> <20131219151024.GI16438@laptop.programming.kicks-ass.net> <87iotw6bwx.fsf@tassilo.jf.intel.com> <20140106221528.GK30183@twins.programming.kicks-ass.net> <8761pw6717.fsf@tassilo.jf.intel.com> <20140107083803.GM30183@twins.programming.kicks-ass.net> <20140107154255.GB20765@two.firstfloor.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20140107154255.GB20765@two.firstfloor.org> User-Agent: Mutt/1.5.21 (2012-12-30) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Jan 07, 2014 at 04:42:55PM +0100, Andi Kleen wrote: > > Yes; go read this: > > > > lkml.kernel.org/r/20131219125205.GT3694@twins.programming.kicks-ass.net > > Hmm, but AFAIK we're not using freeze counters on PMI today. > We just rely on the explicit disabling in the counters through the global > ctrl. > > So it should be the same as with any other PMI which also does not > automatically freeze. Not true? Regardless whether its used or not; I'd very much like that answered. > Or do you mean interaction with the LBRs here? > (currently LBRs and PT are mutually exclusive) Yes we very much rely on the FREEZE bits for LBR. PT and LBR being mutually exclusive wasn't documented (or I missed it) and completely blows.