From mboxrd@z Thu Jan  1 00:00:00 1970
From: Daniel Vetter <daniel@ffwll.ch>
Subject: Re: [PATCH v3 2/2] drm/i915: Prevent MI_DISPLAY_FLIP
 straddling two cachelines on IVB
Date: Tue, 11 Feb 2014 23:01:44 +0100
Message-ID: <20140211220144.GO17001@phenom.ffwll.local>
References: <1392141126-27691-1-git-send-email-ville.syrjala@linux.intel.com>
	<1392141126-27691-3-git-send-email-ville.syrjala@linux.intel.com>
	<20140211201854.GF11275@nuc-i3427.alporthouse.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mail-ea0-f177.google.com (mail-ea0-f177.google.com
	[209.85.215.177])
	by gabe.freedesktop.org (Postfix) with ESMTP id 8A358FA264
	for <intel-gfx@lists.freedesktop.org>;
	Tue, 11 Feb 2014 14:01:50 -0800 (PST)
Received: by mail-ea0-f177.google.com with SMTP id m10so1392758eaj.8
	for <intel-gfx@lists.freedesktop.org>;
	Tue, 11 Feb 2014 14:01:49 -0800 (PST)
Content-Disposition: inline
In-Reply-To: <20140211201854.GF11275@nuc-i3427.alporthouse.com>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces@lists.freedesktop.org
Errors-To: intel-gfx-bounces@lists.freedesktop.org
To: Chris Wilson <chris@chris-wilson.co.uk>, ville.syrjala@linux.intel.com, intel-gfx@lists.freedesktop.org, Enrico Tagliavini <enrico.tagliavini@gmail.com>, Bjoern C <lkml@call-home.ch>, Alexandru DAMIAN <alexandru.damian@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

On Tue, Feb 11, 2014 at 08:19:13PM +0000, Chris Wilson wrote:
> On Tue, Feb 11, 2014 at 07:52:06PM +0200, ville.syrjala@linux.intel.com w=
rote:
> > From: Ville Syrj=E4l=E4 <ville.syrjala@linux.intel.com>
> > =

> > According to BSpec the entire MI_DISPLAY_FLIP packet must be contained
> > in a single cacheline. Make sure that happens.
> > =

> > v2: Use intel_ring_begin_cacheline_safe()
> > v3: Use intel_ring_cacheline_align() (Chris)
> > =

> > Cc: Bjoern C <lkml@call-home.ch>
> > Cc: Alexandru DAMIAN <alexandru.damian@intel.com>
> > Cc: Enrico Tagliavini <enrico.tagliavini@gmail.com>
> > Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=3D74053
> > Signed-off-by: Ville Syrj=E4l=E4 <ville.syrjala@linux.intel.com>
> =

> I would have used intel_ring_align_cacheline() as it seems more natural
> for me to say...
> =

> Both,
> Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>

Both merged to -fixes with cc: stable slapped on them.
-Daniel
-- =

Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch