From: Beniamino Galvani <b.galvani@gmail.com>
To: Thierry Reding <thierry.reding@gmail.com>
Cc: Heiko Stuebner <heiko@sntech.de>,
linux-pwm@vger.kernel.org, Rob Herring <robh+dt@kernel.org>,
Pawel Moll <pawel.moll@arm.com>,
Mark Rutland <mark.rutland@arm.com>,
Ian Campbell <ijc+devicetree@hellion.org.uk>,
Kumar Gala <galak@codeaurora.org>,
Randy Dunlap <rdunlap@infradead.org>,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org
Subject: Re: [PATCH 1/3] pwm: add Rockchip SoC PWM support
Date: Sat, 21 Jun 2014 00:00:36 +0200 [thread overview]
Message-ID: <20140620220034.GA927@gmail.com> (raw)
In-Reply-To: <20140617214253.GA24743@mithrandir>
On Tue, Jun 17, 2014 at 11:42:58PM +0200, Thierry Reding wrote:
> On Thu, May 08, 2014 at 01:08:33AM +0200, Beniamino Galvani wrote:
> > This commit adds a driver for the PWM controller found on Rockchip
> > RK29, RK30 and RK31 SoCs.
> >
> > Signed-off-by: Beniamino Galvani <b.galvani@gmail.com>
> > ---
> > drivers/pwm/Kconfig | 8 ++
> > drivers/pwm/Makefile | 1 +
> > drivers/pwm/pwm-rockchip.c | 180 ++++++++++++++++++++++++++++++++++++++++++++
> > 3 files changed, 189 insertions(+)
> > create mode 100644 drivers/pwm/pwm-rockchip.c
> >
> > diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig
> > index 5b34ff2..2e92245 100644
> > --- a/drivers/pwm/Kconfig
> > +++ b/drivers/pwm/Kconfig
> > @@ -197,6 +197,14 @@ config PWM_RENESAS_TPU
> > To compile this driver as a module, choose M here: the module
> > will be called pwm-renesas-tpu.
> >
> > +config PWM_ROCKCHIP
> > + tristate "Rockchip PWM support"
> > + depends on ARCH_ROCKCHIP
> > + depends on OF
>
> It seems like ARCH_ROCKCHIP depends on OF already (via ARCH_MULTI_V7 and
> ARCH_MULTIPLATFORM), so having the dependency explicitly here seems
> redundant.
Right, I will remove the dependency.
>
> > diff --git a/drivers/pwm/pwm-rockchip.c b/drivers/pwm/pwm-rockchip.c
> [...]
> > +#define PRESCALER 2
> > +#define NSECS_PER_SEC 1000000000
>
> You should use NSEC_PER_SEC from include/linux/time.h.
Ok.
>
> > +struct rockchip_pwm_chip {
> > + struct pwm_chip chip;
> > + struct clk *clk;
> > + void __iomem *base;
> > +};
>
> I prefer no artificial padding within structure definitions.
>
> > +static int rockchip_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
> > + int duty_ns, int period_ns)
> > +{
> > + struct rockchip_pwm_chip *pc = to_rockchip_pwm_chip(chip);
> > + unsigned long clk_rate, period, duty;
> > + u64 div;
> > + int ret;
> > +
> > + clk_rate = clk_get_rate(pc->clk);
> > +
> > + /*
> > + * Since period and duty cycle registers have a width of 32
> > + * bits, every possible input period can be obtained using the
> > + * default prescaler value for all practical clock rate values.
> > + */
> > + div = clk_rate;
> > + div *= period_ns;
>
> Perhaps shorten this to "div = clk_rate * period_ns;"?
I will change this, adding a cast to avoid the truncation of the
result to 32 bits: "div = (u64)clk_rate * period_ns;"
>
> > + do_div(div, PRESCALER * NSECS_PER_SEC);
> > + period = div;
> > +
> > + div = clk_rate;
> > + div *= duty_ns;
>
> And this to "div = clk_rate * duty_ns;"?
Ditto.
>
> > + do_div(div, PRESCALER * NSECS_PER_SEC);
> > + duty = div;
> > +
> > + ret = clk_enable(pc->clk);
> > + if (ret)
> > + return ret;
> > +
> > + writel(period, pc->base + PWM_LRC);
> > + writel(duty, pc->base + PWM_HRC);
> > + writel(0, pc->base + PWM_CNTR);
> > +
> > + clk_disable(pc->clk);
> > +
> > + return 0;
> > +}
> [...]
> > +static struct pwm_ops rockchip_pwm_ops = {
>
> static const please.
>
> > + .config = rockchip_pwm_config,
>
> There's a tab between .config and = above. It should be a space.
>
> > +static const struct of_device_id rockchip_pwm_dt_ids[] = {
> > + { .compatible = "rockchip,rk2928-pwm" },
> > + { /* sentinel */ }
> > +};
> > +MODULE_DEVICE_TABLE(of, rockchip_pwm_id_ids);
>
> The name in the MODULE_DEVICE_TABLE doesn't match the array name above.
> Does this even build?
Sorry, I didn't test the driver as a module, which indeed doesn't
compile.
>
> > +static struct platform_driver rockchip_pwm_driver = {
> > + .driver = {
> > + .name = "rockchip-pwm",
> > + .owner = THIS_MODULE,
>
> You no longer need to initialize this explicitly, module_platform_driver
> does it for you.
>
> > + .of_match_table = rockchip_pwm_dt_ids,
> > + },
> > + .probe = rockchip_pwm_probe,
>
> There's another tab instead of space here.
>
> > + .remove = rockchip_pwm_remove,
> > +};
> > +module_platform_driver(rockchip_pwm_driver);
> > +
> > +MODULE_AUTHOR("Beniamino Galvani <b.galvani@gmail.com>");
> > +MODULE_DESCRIPTION("Rockchip PWM driver");
>
> Perhaps "Rockchip SoC PWM driver"?
Seems reasonable; I will fix this and the other issues in v2, thanks.
Beniamino
WARNING: multiple messages have this Message-ID (diff)
From: b.galvani@gmail.com (Beniamino Galvani)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 1/3] pwm: add Rockchip SoC PWM support
Date: Sat, 21 Jun 2014 00:00:36 +0200 [thread overview]
Message-ID: <20140620220034.GA927@gmail.com> (raw)
In-Reply-To: <20140617214253.GA24743@mithrandir>
On Tue, Jun 17, 2014 at 11:42:58PM +0200, Thierry Reding wrote:
> On Thu, May 08, 2014 at 01:08:33AM +0200, Beniamino Galvani wrote:
> > This commit adds a driver for the PWM controller found on Rockchip
> > RK29, RK30 and RK31 SoCs.
> >
> > Signed-off-by: Beniamino Galvani <b.galvani@gmail.com>
> > ---
> > drivers/pwm/Kconfig | 8 ++
> > drivers/pwm/Makefile | 1 +
> > drivers/pwm/pwm-rockchip.c | 180 ++++++++++++++++++++++++++++++++++++++++++++
> > 3 files changed, 189 insertions(+)
> > create mode 100644 drivers/pwm/pwm-rockchip.c
> >
> > diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig
> > index 5b34ff2..2e92245 100644
> > --- a/drivers/pwm/Kconfig
> > +++ b/drivers/pwm/Kconfig
> > @@ -197,6 +197,14 @@ config PWM_RENESAS_TPU
> > To compile this driver as a module, choose M here: the module
> > will be called pwm-renesas-tpu.
> >
> > +config PWM_ROCKCHIP
> > + tristate "Rockchip PWM support"
> > + depends on ARCH_ROCKCHIP
> > + depends on OF
>
> It seems like ARCH_ROCKCHIP depends on OF already (via ARCH_MULTI_V7 and
> ARCH_MULTIPLATFORM), so having the dependency explicitly here seems
> redundant.
Right, I will remove the dependency.
>
> > diff --git a/drivers/pwm/pwm-rockchip.c b/drivers/pwm/pwm-rockchip.c
> [...]
> > +#define PRESCALER 2
> > +#define NSECS_PER_SEC 1000000000
>
> You should use NSEC_PER_SEC from include/linux/time.h.
Ok.
>
> > +struct rockchip_pwm_chip {
> > + struct pwm_chip chip;
> > + struct clk *clk;
> > + void __iomem *base;
> > +};
>
> I prefer no artificial padding within structure definitions.
>
> > +static int rockchip_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
> > + int duty_ns, int period_ns)
> > +{
> > + struct rockchip_pwm_chip *pc = to_rockchip_pwm_chip(chip);
> > + unsigned long clk_rate, period, duty;
> > + u64 div;
> > + int ret;
> > +
> > + clk_rate = clk_get_rate(pc->clk);
> > +
> > + /*
> > + * Since period and duty cycle registers have a width of 32
> > + * bits, every possible input period can be obtained using the
> > + * default prescaler value for all practical clock rate values.
> > + */
> > + div = clk_rate;
> > + div *= period_ns;
>
> Perhaps shorten this to "div = clk_rate * period_ns;"?
I will change this, adding a cast to avoid the truncation of the
result to 32 bits: "div = (u64)clk_rate * period_ns;"
>
> > + do_div(div, PRESCALER * NSECS_PER_SEC);
> > + period = div;
> > +
> > + div = clk_rate;
> > + div *= duty_ns;
>
> And this to "div = clk_rate * duty_ns;"?
Ditto.
>
> > + do_div(div, PRESCALER * NSECS_PER_SEC);
> > + duty = div;
> > +
> > + ret = clk_enable(pc->clk);
> > + if (ret)
> > + return ret;
> > +
> > + writel(period, pc->base + PWM_LRC);
> > + writel(duty, pc->base + PWM_HRC);
> > + writel(0, pc->base + PWM_CNTR);
> > +
> > + clk_disable(pc->clk);
> > +
> > + return 0;
> > +}
> [...]
> > +static struct pwm_ops rockchip_pwm_ops = {
>
> static const please.
>
> > + .config = rockchip_pwm_config,
>
> There's a tab between .config and = above. It should be a space.
>
> > +static const struct of_device_id rockchip_pwm_dt_ids[] = {
> > + { .compatible = "rockchip,rk2928-pwm" },
> > + { /* sentinel */ }
> > +};
> > +MODULE_DEVICE_TABLE(of, rockchip_pwm_id_ids);
>
> The name in the MODULE_DEVICE_TABLE doesn't match the array name above.
> Does this even build?
Sorry, I didn't test the driver as a module, which indeed doesn't
compile.
>
> > +static struct platform_driver rockchip_pwm_driver = {
> > + .driver = {
> > + .name = "rockchip-pwm",
> > + .owner = THIS_MODULE,
>
> You no longer need to initialize this explicitly, module_platform_driver
> does it for you.
>
> > + .of_match_table = rockchip_pwm_dt_ids,
> > + },
> > + .probe = rockchip_pwm_probe,
>
> There's another tab instead of space here.
>
> > + .remove = rockchip_pwm_remove,
> > +};
> > +module_platform_driver(rockchip_pwm_driver);
> > +
> > +MODULE_AUTHOR("Beniamino Galvani <b.galvani@gmail.com>");
> > +MODULE_DESCRIPTION("Rockchip PWM driver");
>
> Perhaps "Rockchip SoC PWM driver"?
Seems reasonable; I will fix this and the other issues in v2, thanks.
Beniamino
next prev parent reply other threads:[~2014-06-20 22:00 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-07 23:08 [PATCH 0/3] Add Rockchip PWM driver Beniamino Galvani
2014-05-07 23:08 ` Beniamino Galvani
2014-05-07 23:08 ` [PATCH 1/3] pwm: add Rockchip SoC PWM support Beniamino Galvani
2014-05-07 23:08 ` Beniamino Galvani
[not found] ` <1399504115-16257-2-git-send-email-b.galvani-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2014-06-17 21:42 ` Thierry Reding
2014-06-17 21:42 ` Thierry Reding
2014-06-17 21:42 ` Thierry Reding
2014-06-20 22:00 ` Beniamino Galvani [this message]
2014-06-20 22:00 ` Beniamino Galvani
2014-06-20 22:29 ` Thierry Reding
2014-06-20 22:29 ` Thierry Reding
2014-05-07 23:08 ` [PATCH 2/3] pwm: rockchip: document device tree bindings Beniamino Galvani
2014-05-07 23:08 ` Beniamino Galvani
2014-06-17 21:45 ` Thierry Reding
2014-06-17 21:45 ` Thierry Reding
[not found] ` <1399504115-16257-1-git-send-email-b.galvani-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2014-05-07 23:08 ` [PATCH 3/3] ARM: dts: rk3xxx: add PWM nodes Beniamino Galvani
2014-05-07 23:08 ` Beniamino Galvani
2014-05-07 23:08 ` Beniamino Galvani
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20140620220034.GA927@gmail.com \
--to=b.galvani@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=heiko@sntech.de \
--cc=ijc+devicetree@hellion.org.uk \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pwm@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=pawel.moll@arm.com \
--cc=rdunlap@infradead.org \
--cc=robh+dt@kernel.org \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.