All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20140630174334.GF28740@leverpostej>

diff --git a/a/1.txt b/N1/1.txt
index 4bb5f27..239e578 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,5 +1,5 @@
 On Sat, Jun 28, 2014 at 02:02:28AM +0100, Thierry Reding wrote:
-> From: Thierry Reding <treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+> From: Thierry Reding <treding@nvidia.com>
 > 
 > The Legacy Interrupt Controller found on NVIDIA Tegra SoCs is used by
 > the AVP coprocessor and can also serve as a backup for the ARM Cortex
@@ -8,7 +8,7 @@ On Sat, Jun 28, 2014 at 02:02:28AM +0100, Thierry Reding wrote:
 > The LIC is subdivided into multiple identical units, each handling 32
 > possible interrupt sources.
 > 
-> Signed-off-by: Thierry Reding <treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+> Signed-off-by: Thierry Reding <treding@nvidia.com>
 > ---
 > Changes in v2:
 > - new patch
@@ -38,7 +38,7 @@ And valid <chip> values are?
 > +
 > +Example:
 > +
-> +	interrupt-controller@60004000 {
+> +	interrupt-controller at 60004000 {
 > +		compatible = "nvidia,tegra20-ictlr";
 > +		reg = <0x60004000 0x40   /* primary controller */
 > +		       0x60004100 0x40   /* secondary controller */
diff --git a/a/content_digest b/N1/content_digest
index 0c926b2..839cdcf 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,16 +1,12 @@
  "ref\01403917351-13215-1-git-send-email-thierry.reding@gmail.com\0"
- "ref\01403917351-13215-1-git-send-email-thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org\0"
- "From\0Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>\0"
- "Subject\0Re: [PATCH v2 1/4] of: Add NVIDIA Tegra Legacy Interrupt Controller binding\0"
+ "From\0mark.rutland@arm.com (Mark Rutland)\0"
+ "Subject\0[PATCH v2 1/4] of: Add NVIDIA Tegra Legacy Interrupt Controller binding\0"
  "Date\0Mon, 30 Jun 2014 18:43:34 +0100\0"
- "To\0Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\0"
- "Cc\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>"
-  linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
- " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On Sat, Jun 28, 2014 at 02:02:28AM +0100, Thierry Reding wrote:\n"
- "> From: Thierry Reding <treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ "> From: Thierry Reding <treding@nvidia.com>\n"
  "> \n"
  "> The Legacy Interrupt Controller found on NVIDIA Tegra SoCs is used by\n"
  "> the AVP coprocessor and can also serve as a backup for the ARM Cortex\n"
@@ -19,7 +15,7 @@
  "> The LIC is subdivided into multiple identical units, each handling 32\n"
  "> possible interrupt sources.\n"
  "> \n"
- "> Signed-off-by: Thierry Reding <treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ "> Signed-off-by: Thierry Reding <treding@nvidia.com>\n"
  "> ---\n"
  "> Changes in v2:\n"
  "> - new patch\n"
@@ -49,7 +45,7 @@
  "> +\n"
  "> +Example:\n"
  "> +\n"
- "> +\tinterrupt-controller@60004000 {\n"
+ "> +\tinterrupt-controller at 60004000 {\n"
  "> +\t\tcompatible = \"nvidia,tegra20-ictlr\";\n"
  "> +\t\treg = <0x60004000 0x40   /* primary controller */\n"
  "> +\t\t       0x60004100 0x40   /* secondary controller */\n"
@@ -68,4 +64,4 @@
  "Cheers,\n"
  Mark.
 
-dc747b807868cd83eccac5a1e6cd49f74fee502df6317b30f37b66af572db205
+7674db823310a407251ea8b7004e53247a76fcb14dd31226115343858c083bdf

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.