All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20140703101036.GE29837@leverpostej>

diff --git a/a/1.txt b/N1/1.txt
index 46a76bf..6dbd10d 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,10 +1,10 @@
 On Thu, Jul 03, 2014 at 08:58:04AM +0100, Jingchang Lu wrote:
 > >-----Original Message-----
-> >From: Mark Rutland [mailto:mark.rutland-5wv7dgnIgG8@public.gmane.org]
+> >From: Mark Rutland [mailto:mark.rutland at arm.com]
 > >Sent: Wednesday, July 02, 2014 7:15 PM
 > >To: Lu Jingchang-B35083
-> >Cc: shawn.guo-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org; linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org;
-> >devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org; Lu Jingchang-B35083; Badola Nikhil-B46172;
+> >Cc: shawn.guo at linaro.org; linux-arm-kernel at lists.infradead.org;
+> >devicetree at vger.kernel.org; Lu Jingchang-B35083; Badola Nikhil-B46172;
 > >Zhao Chenhui-B35336; Gupta Suresh-B42813; Leekha Shaveta-B20052; Sendroiu
 > >Adrian-B46904; Gupta Ruchika-R66431; Sharma Bhupesh-B45370; Fu Chao-B44548;
 > >Xiubo Li-B47053
@@ -40,13 +40,13 @@ We can add them when driver support is added, along with documentation.
 > >> +               #address-cells = <1>;
 > >> +               #size-cells = <0>;
 > >> +
-> >> +               cpu@0 {
+> >> +               cpu at 0 {
 > >> +                       compatible = "arm,cortex-a7";
 > >> +                       device_type = "cpu";
 > >> +                       reg = <0xf00>;
 > >> +               };
 > >
-> >That reg doesn't match the unit-address, which should be cpu@f00.
+> >That reg doesn't match the unit-address, which should be cpu at f00.
 > >
 > >Why is MPIDR.Aff1 == 0xf?
 > The MPIDR value got from the SoC is 80000f00, so to match this the reg is set to x0f00.
@@ -56,7 +56,7 @@ Ok. Please update the unit-address on the nodes to match.
 
 > >[...]
 > >> +
-> >> +               tzasc: tzasc@1500000 {
+> >> +               tzasc: tzasc at 1500000 {
 > >> +                       reg = <0x0 0x1500000 0x0 0x10000>;
 > >> +                       interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
 > >> +                       status = "disabled";
@@ -72,7 +72,7 @@ Thanks.
 > >
 > >
 > >> +
-> >> +               ifc: ifc@1530000 {
+> >> +               ifc: ifc at 1530000 {
 > >> +                       compatible = "fsl,ls1021a-ifc", "fsl,ifc",
 > >> + "simple-bus";
 > >
@@ -93,7 +93,7 @@ Ok.
 > >> +                       interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
 > >> +               };
 > >> +
-> >> +               dcfg: dcfg@1ee0000 {
+> >> +               dcfg: dcfg at 1ee0000 {
 > >> +                       compatible = "fsl,ls1021a-dcfg";
 > >> +                       reg = <0x0 0x1ee0000 0x0 0x10000>;
 > >> +               };
@@ -122,7 +122,7 @@ Then we should document it.
 > >
 > >[...]
 > >
-> >> +               scfg: scfg@1570000 {
+> >> +               scfg: scfg at 1570000 {
 > >> +                       compatible = "fsl,ls1021a-scfg";
 > >> +                       reg = <0x0 0x1570000 0x0 0x10000>;
 > >> +               };
@@ -140,7 +140,7 @@ Documentation/devicetree/bindings/soc/ ?
 > >
 > >[...]
 > >
-> >> +               rcpm: rcpm@1ee2000 {
+> >> +               rcpm: rcpm at 1ee2000 {
 > >> +                       compatible = "fsl,ls1021a-rcpm", "fsl,qoriq-
 > >rcpm-2.1";
 > >> +                       reg = <0x0 0x1ee2000 0x0 0x10000>;
@@ -160,7 +160,7 @@ Drop the node for now. It can be added alongside the driver and binding.
 > >
 > >[...]
 > >
-> >> +               gpio1: gpio@2300000 {
+> >> +               gpio1: gpio at 2300000 {
 > >> +                       compatible = "fsl,ls1021a-gpio";
 > >> +                       reg = <0x0 0x2300000 0x0 0x10000>;
 > >> +                       interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
@@ -178,7 +178,7 @@ Drop the node for now.
 > >
 > >[...]
 > >
-> >> +               lpuart1: serial@2960000 {
+> >> +               lpuart1: serial at 2960000 {
 > >> +                       compatible = "fsl,ls1021a-lpuart";
 > >> +                       reg = <0x0 0x2960000 0x0 0x1000>;
 > >> +                       interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
@@ -197,7 +197,7 @@ Ok.
 > >
 > >[...]
 > >
-> >> +               wdog0: wdog@2ad0000 {
+> >> +               wdog0: wdog at 2ad0000 {
 > >> +                       compatible = "fsl,ls1021a-wdt", "fsl,imx21-wdt";
 > >> +                       reg = <0x0 0x2ad0000 0x0 0x10000>;
 > >> +                       interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
@@ -219,7 +219,7 @@ drop it. The latter seems like the easiest approach.
 > >
 > >[...]
 > >
-> >> +               can0: can@2a70000 {
+> >> +               can0: can at 2a70000 {
 > >> +                       compatible = "fsl,ls1021a-flexcan";
 > >> +                       reg = <0x0 0x2a70000 0x0 0x1000>;
 > >> +                       interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
@@ -238,7 +238,7 @@ Add the node when you add support. Drop it for now.
 
 > >
 > >> +
-> >> +               can1: can@2a80000 {
+> >> +               can1: can at 2a80000 {
 > >> +                       compatible = "fsl,ls1021a-flexcan";
 > >> +                       reg = <0x0 0x2a80000 0x0 0x1000>;
 > >> +                       interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
@@ -247,7 +247,7 @@ Add the node when you add support. Drop it for now.
 > >> +                       status = "disabled";
 > >> +               };
 > >> +
-> >> +               can2: can@2a90000 {
+> >> +               can2: can at 2a90000 {
 > >> +                       compatible = "fsl,ls1021a-flexcan";
 > >> +                       reg = <0x0 0x2a90000 0x0 0x1000>;
 > >> +                       interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
@@ -256,7 +256,7 @@ Add the node when you add support. Drop it for now.
 > >> +                       status = "disabled";
 > >> +               };
 > >> +
-> >> +               can3: can@2aa0000 {
+> >> +               can3: can at 2aa0000 {
 > >> +                       compatible = "fsl,ls1021a-flexcan";
 > >> +                       reg = <0x0 0x2aa0000 0x0 0x1000>;
 > >> +                       interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
@@ -266,7 +266,7 @@ Add the node when you add support. Drop it for now.
 > >> +               };
 > >> +       };
 > >> +
-> >> +       dcsr@20000000 {
+> >> +       dcsr at 20000000 {
 > >> +               #address-cells = <1>;
 > >> +               #size-cells = <1>;
 > >> +               compatible = "fsl,ls1021a-dcsr", "simple-bus";
@@ -285,7 +285,3 @@ Ok. So drop the unit-address.
 
 Thanks,
 Mark.
---
-To unsubscribe from this list: send the line "unsubscribe devicetree" in
-the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N1/content_digest
index 022afc8..71d909f 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -2,32 +2,19 @@
  "ref\01404291772-2644-2-git-send-email-jingchang.lu@freescale.com\0"
  "ref\020140702111435.GD14665@leverpostej\0"
  "ref\0c0f6813bc62a41b19790158d761d6652@BL2PR03MB467.namprd03.prod.outlook.com\0"
- "ref\0c0f6813bc62a41b19790158d761d6652-AZ66ij2kwab4MB1ZSnT4iOO6mTEJWrR4XA4E9RH9d+qIuWR1G4zioA@public.gmane.org\0"
- "From\0Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>\0"
- "Subject\0Re: [PATCH 1/5] ARM: dts: Add SoC level device tree support for LS1021A\0"
+ "From\0mark.rutland@arm.com (Mark Rutland)\0"
+ "Subject\0[PATCH 1/5] ARM: dts: Add SoC level device tree support for LS1021A\0"
  "Date\0Thu, 3 Jul 2014 11:10:36 +0100\0"
- "To\0Jingchang Lu <jingchang.lu-KZfg59tc24xl57MIdRCFDg@public.gmane.org>\0"
- "Cc\0Shawn Guo <Shawn.Guo-KZfg59tc24xl57MIdRCFDg@public.gmane.org>"
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>
-  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
-  nikhil.badola-KZfg59tc24xl57MIdRCFDg@public.gmane.org <nikhil.badola-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  chenhui.zhao-KZfg59tc24xl57MIdRCFDg@public.gmane.org <chenhui.zhao-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  suresh.gupta-KZfg59tc24xl57MIdRCFDg@public.gmane.org <suresh.gupta-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  shaveta-KZfg59tc24xl57MIdRCFDg@public.gmane.org <shaveta-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  Adrian Sendroiu <adrian.sendroiu-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  Ruchika Gupta <ruchika.gupta-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  bhupesh.sharma-KZfg59tc24xl57MIdRCFDg@public.gmane.org <bhupesh.sharma-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  Chao Fu <B44548-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
- " Li.Xiubo-KZfg59tc24xl57MIdRCFDg@public.gmane.org <Li.Xiubo-KZfg59tc24xl57MIdRCFDg@public.gmane.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On Thu, Jul 03, 2014 at 08:58:04AM +0100, Jingchang Lu wrote:\n"
  "> >-----Original Message-----\n"
- "> >From: Mark Rutland [mailto:mark.rutland-5wv7dgnIgG8@public.gmane.org]\n"
+ "> >From: Mark Rutland [mailto:mark.rutland at arm.com]\n"
  "> >Sent: Wednesday, July 02, 2014 7:15 PM\n"
  "> >To: Lu Jingchang-B35083\n"
- "> >Cc: shawn.guo-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org; linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org;\n"
- "> >devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org; Lu Jingchang-B35083; Badola Nikhil-B46172;\n"
+ "> >Cc: shawn.guo at linaro.org; linux-arm-kernel at lists.infradead.org;\n"
+ "> >devicetree at vger.kernel.org; Lu Jingchang-B35083; Badola Nikhil-B46172;\n"
  "> >Zhao Chenhui-B35336; Gupta Suresh-B42813; Leekha Shaveta-B20052; Sendroiu\n"
  "> >Adrian-B46904; Gupta Ruchika-R66431; Sharma Bhupesh-B45370; Fu Chao-B44548;\n"
  "> >Xiubo Li-B47053\n"
@@ -63,13 +50,13 @@
  "> >> +               #address-cells = <1>;\n"
  "> >> +               #size-cells = <0>;\n"
  "> >> +\n"
- "> >> +               cpu@0 {\n"
+ "> >> +               cpu at 0 {\n"
  "> >> +                       compatible = \"arm,cortex-a7\";\n"
  "> >> +                       device_type = \"cpu\";\n"
  "> >> +                       reg = <0xf00>;\n"
  "> >> +               };\n"
  "> >\n"
- "> >That reg doesn't match the unit-address, which should be cpu@f00.\n"
+ "> >That reg doesn't match the unit-address, which should be cpu at f00.\n"
  "> >\n"
  "> >Why is MPIDR.Aff1 == 0xf?\n"
  "> The MPIDR value got from the SoC is 80000f00, so to match this the reg is set to x0f00.\n"
@@ -79,7 +66,7 @@
  "\n"
  "> >[...]\n"
  "> >> +\n"
- "> >> +               tzasc: tzasc@1500000 {\n"
+ "> >> +               tzasc: tzasc at 1500000 {\n"
  "> >> +                       reg = <0x0 0x1500000 0x0 0x10000>;\n"
  "> >> +                       interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;\n"
  "> >> +                       status = \"disabled\";\n"
@@ -95,7 +82,7 @@
  "> >\n"
  "> >\n"
  "> >> +\n"
- "> >> +               ifc: ifc@1530000 {\n"
+ "> >> +               ifc: ifc at 1530000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-ifc\", \"fsl,ifc\",\n"
  "> >> + \"simple-bus\";\n"
  "> >\n"
@@ -116,7 +103,7 @@
  "> >> +                       interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;\n"
  "> >> +               };\n"
  "> >> +\n"
- "> >> +               dcfg: dcfg@1ee0000 {\n"
+ "> >> +               dcfg: dcfg at 1ee0000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-dcfg\";\n"
  "> >> +                       reg = <0x0 0x1ee0000 0x0 0x10000>;\n"
  "> >> +               };\n"
@@ -145,7 +132,7 @@
  "> >\n"
  "> >[...]\n"
  "> >\n"
- "> >> +               scfg: scfg@1570000 {\n"
+ "> >> +               scfg: scfg at 1570000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-scfg\";\n"
  "> >> +                       reg = <0x0 0x1570000 0x0 0x10000>;\n"
  "> >> +               };\n"
@@ -163,7 +150,7 @@
  "> >\n"
  "> >[...]\n"
  "> >\n"
- "> >> +               rcpm: rcpm@1ee2000 {\n"
+ "> >> +               rcpm: rcpm at 1ee2000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-rcpm\", \"fsl,qoriq-\n"
  "> >rcpm-2.1\";\n"
  "> >> +                       reg = <0x0 0x1ee2000 0x0 0x10000>;\n"
@@ -183,7 +170,7 @@
  "> >\n"
  "> >[...]\n"
  "> >\n"
- "> >> +               gpio1: gpio@2300000 {\n"
+ "> >> +               gpio1: gpio at 2300000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-gpio\";\n"
  "> >> +                       reg = <0x0 0x2300000 0x0 0x10000>;\n"
  "> >> +                       interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -201,7 +188,7 @@
  "> >\n"
  "> >[...]\n"
  "> >\n"
- "> >> +               lpuart1: serial@2960000 {\n"
+ "> >> +               lpuart1: serial at 2960000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-lpuart\";\n"
  "> >> +                       reg = <0x0 0x2960000 0x0 0x1000>;\n"
  "> >> +                       interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -220,7 +207,7 @@
  "> >\n"
  "> >[...]\n"
  "> >\n"
- "> >> +               wdog0: wdog@2ad0000 {\n"
+ "> >> +               wdog0: wdog at 2ad0000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-wdt\", \"fsl,imx21-wdt\";\n"
  "> >> +                       reg = <0x0 0x2ad0000 0x0 0x10000>;\n"
  "> >> +                       interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -242,7 +229,7 @@
  "> >\n"
  "> >[...]\n"
  "> >\n"
- "> >> +               can0: can@2a70000 {\n"
+ "> >> +               can0: can at 2a70000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-flexcan\";\n"
  "> >> +                       reg = <0x0 0x2a70000 0x0 0x1000>;\n"
  "> >> +                       interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -261,7 +248,7 @@
  "\n"
  "> >\n"
  "> >> +\n"
- "> >> +               can1: can@2a80000 {\n"
+ "> >> +               can1: can at 2a80000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-flexcan\";\n"
  "> >> +                       reg = <0x0 0x2a80000 0x0 0x1000>;\n"
  "> >> +                       interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -270,7 +257,7 @@
  "> >> +                       status = \"disabled\";\n"
  "> >> +               };\n"
  "> >> +\n"
- "> >> +               can2: can@2a90000 {\n"
+ "> >> +               can2: can at 2a90000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-flexcan\";\n"
  "> >> +                       reg = <0x0 0x2a90000 0x0 0x1000>;\n"
  "> >> +                       interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -279,7 +266,7 @@
  "> >> +                       status = \"disabled\";\n"
  "> >> +               };\n"
  "> >> +\n"
- "> >> +               can3: can@2aa0000 {\n"
+ "> >> +               can3: can at 2aa0000 {\n"
  "> >> +                       compatible = \"fsl,ls1021a-flexcan\";\n"
  "> >> +                       reg = <0x0 0x2aa0000 0x0 0x1000>;\n"
  "> >> +                       interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -289,7 +276,7 @@
  "> >> +               };\n"
  "> >> +       };\n"
  "> >> +\n"
- "> >> +       dcsr@20000000 {\n"
+ "> >> +       dcsr at 20000000 {\n"
  "> >> +               #address-cells = <1>;\n"
  "> >> +               #size-cells = <1>;\n"
  "> >> +               compatible = \"fsl,ls1021a-dcsr\", \"simple-bus\";\n"
@@ -307,10 +294,6 @@
  "Ok. So drop the unit-address.\n"
  "\n"
  "Thanks,\n"
- "Mark.\n"
- "--\n"
- "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
- "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
- More majordomo info at  http://vger.kernel.org/majordomo-info.html
+ Mark.
 
-0f54da66426529bd133fb0ce214e47e7b599143ae8ece2b7a22f3bbf77157302
+b59a120547c293a3a515c266289953cdf5f011786740bcd3320ff886dcb72476

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.