All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20141017130040.GB5587@leverpostej>

diff --git a/a/1.txt b/N1/1.txt
index 45134d6..75e4911 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -52,14 +52,14 @@ On Fri, Oct 17, 2014 at 10:54:23AM +0100, Chunyan Zhang wrote:
 > +	#address-cells = <2>;
 > +	#size-cells = <2>;
 > +
-> +	uart0: serial at 70000000 {
+> +	uart0: serial@70000000 {
 > +		compatible = "sprd,serial";
 > +		reg = <0 0x70000000 0 0x100>;
 > +		interrupts = <0 2 0xf04>;
 > +		status = "disabled";
 > +	};
 > +
-> +	uart1: serial at 70100000 {
+> +	uart1: serial@70100000 {
 > +		compatible = "sprd,serial";
 > +		reg = <0 0x70100000 0 0x100>;
 > +		interrupts = <0 3 0xf04>;
@@ -101,7 +101,7 @@ spaces here to a tab?
 > +	aliases {
 > +	};
 > +
-> +	memory at 80000000 {
+> +	memory@80000000 {
 > +		device_type = "memory";
 > +		reg = <0 0x80000000 0 0x20000000>;
 > +	};
@@ -110,11 +110,11 @@ spaces here to a tab?
 > +		stdout-path = &uart0;
 > +	};
 > +
-> +	uart0: serial at 70000000 {
+> +	uart0: serial@70000000 {
 > +		status = "okay";
 > +	};
 > +
-> +	uart1: serial at 70100000 {
+> +	uart1: serial@70100000 {
 > +		status = "okay";
 > +	};
 > +};
@@ -140,7 +140,7 @@ spaces here to a tab?
 > +/ {
 > +	compatible = "sprd,sharkl3";
 > +
-> +	gic: interrupt-controller at 12001000 {
+> +	gic: interrupt-controller@12001000 {
 > +		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
 > +		#interrupt-cells = <3>;
 > +		interrupt-controller;
@@ -157,7 +157,7 @@ Could we move this after the cpus node please?
 > +		#address-cells = <2>;
 > +		#size-cells = <0>;
 > +
-> +		cpu at 0 {
+> +		cpu@0 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 
@@ -167,19 +167,19 @@ Could we have the compatible string for the actual CPU rather than just
 > +			reg = <0x0 0x0>;
 > +			enable-method = "psci";
 > +		};
-> +		cpu at 1 {
+> +		cpu@1 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 > +			reg = <0x0 0x1>;
 > +			enable-method = "psci";
 > +		};
-> +		cpu at 2 {
+> +		cpu@2 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 > +			reg = <0x0 0x2>;
 > +			enable-method = "psci";
 > +		};
-> +		cpu at 3 {
+> +		cpu@3 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 > +			reg = <0x0 0x3>;
diff --git a/a/content_digest b/N1/content_digest
index 4b34bdc..9ed5ade 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,10 +1,28 @@
  "ref\0sprd-1017-v2\0"
  "ref\01413539665-11484-1-git-send-email-chunyan.zhang@spreadtrum.com\0"
  "ref\01413539665-11484-4-git-send-email-chunyan.zhang@spreadtrum.com\0"
- "From\0mark.rutland@arm.com (Mark Rutland)\0"
- "Subject\0[PATCH v2 3/5] arm64: dts: Add support for Spreadtrum Sharkl3 SoC in dts and Makefile.\0"
+ "From\0Mark Rutland <mark.rutland@arm.com>\0"
+ "Subject\0Re: [PATCH v2 3/5] arm64: dts: Add support for Spreadtrum Sharkl3 SoC in dts and Makefile.\0"
  "Date\0Fri, 17 Oct 2014 14:00:40 +0100\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Chunyan Zhang <chunyan.zhang@spreadtrum.com>\0"
+ "Cc\0Catalin Marinas <Catalin.Marinas@arm.com>"
+  gregkh@linuxfoundation.org <gregkh@linuxfoundation.org>
+  ijc+devicetree@hellion.org.uk <ijc+devicetree@hellion.org.uk>
+  jslaby@suse.cz <jslaby@suse.cz>
+  galak@codeaurora.org <galak@codeaurora.org>
+  broonie@linaro.org <broonie@linaro.org>
+  m-karicheri2@ti.com <m-karicheri2@ti.com>
+  Pawel Moll <Pawel.Moll@arm.com>
+  artagnon@gmail.com <artagnon@gmail.com>
+  rrichter@cavium.com <rrichter@cavium.com>
+  robh+dt@kernel.org <robh+dt@kernel.org>
+  Will Deacon <Will.Deacon@arm.com>
+  orsonzhai@gmail.com <orsonzhai@gmail.com>
+  geng.ren@spreadtrum.com <geng.ren@spreadtrum.com>
+  zhizhou.zhang@spreadtrum.com <zhizhou.zhang@spreadtrum.com>
+  devicetree@vger.kernel.org <devicetree@vger.kernel.org>
+  linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>
+ " linux-kernel@vger.kernel.org <linux-kern>\0"
  "\00:1\0"
  "b\0"
  "On Fri, Oct 17, 2014 at 10:54:23AM +0100, Chunyan Zhang wrote:\n"
@@ -61,14 +79,14 @@
  "> +\t#address-cells = <2>;\n"
  "> +\t#size-cells = <2>;\n"
  "> +\n"
- "> +\tuart0: serial at 70000000 {\n"
+ "> +\tuart0: serial@70000000 {\n"
  "> +\t\tcompatible = \"sprd,serial\";\n"
  "> +\t\treg = <0 0x70000000 0 0x100>;\n"
  "> +\t\tinterrupts = <0 2 0xf04>;\n"
  "> +\t\tstatus = \"disabled\";\n"
  "> +\t};\n"
  "> +\n"
- "> +\tuart1: serial at 70100000 {\n"
+ "> +\tuart1: serial@70100000 {\n"
  "> +\t\tcompatible = \"sprd,serial\";\n"
  "> +\t\treg = <0 0x70100000 0 0x100>;\n"
  "> +\t\tinterrupts = <0 3 0xf04>;\n"
@@ -110,7 +128,7 @@
  "> +\taliases {\n"
  "> +\t};\n"
  "> +\n"
- "> +\tmemory at 80000000 {\n"
+ "> +\tmemory@80000000 {\n"
  "> +\t\tdevice_type = \"memory\";\n"
  "> +\t\treg = <0 0x80000000 0 0x20000000>;\n"
  "> +\t};\n"
@@ -119,11 +137,11 @@
  "> +\t\tstdout-path = &uart0;\n"
  "> +\t};\n"
  "> +\n"
- "> +\tuart0: serial at 70000000 {\n"
+ "> +\tuart0: serial@70000000 {\n"
  "> +\t\tstatus = \"okay\";\n"
  "> +\t};\n"
  "> +\n"
- "> +\tuart1: serial at 70100000 {\n"
+ "> +\tuart1: serial@70100000 {\n"
  "> +\t\tstatus = \"okay\";\n"
  "> +\t};\n"
  "> +};\n"
@@ -149,7 +167,7 @@
  "> +/ {\n"
  "> +\tcompatible = \"sprd,sharkl3\";\n"
  "> +\n"
- "> +\tgic: interrupt-controller at 12001000 {\n"
+ "> +\tgic: interrupt-controller@12001000 {\n"
  "> +\t\tcompatible = \"arm,cortex-a15-gic\", \"arm,cortex-a9-gic\";\n"
  "> +\t\t#interrupt-cells = <3>;\n"
  "> +\t\tinterrupt-controller;\n"
@@ -166,7 +184,7 @@
  "> +\t\t#address-cells = <2>;\n"
  "> +\t\t#size-cells = <0>;\n"
  "> +\n"
- "> +\t\tcpu at 0 {\n"
+ "> +\t\tcpu@0 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "\n"
@@ -176,19 +194,19 @@
  "> +\t\t\treg = <0x0 0x0>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
- "> +\t\tcpu at 1 {\n"
+ "> +\t\tcpu@1 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "> +\t\t\treg = <0x0 0x1>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
- "> +\t\tcpu at 2 {\n"
+ "> +\t\tcpu@2 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "> +\t\t\treg = <0x0 0x2>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
- "> +\t\tcpu at 3 {\n"
+ "> +\t\tcpu@3 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "> +\t\t\treg = <0x0 0x3>;\n"
@@ -216,4 +234,4 @@
  "Thanks,\n"
  Mark.
 
-7d713cdf2963b364db0a19ed3329d5f46616b8f5e17e96d3a1c2ad7368ef2df6
+72bcb7f7b9ca1ec4ec79bba338dd80da6a63dc64ca5a7a8c1dc18e3727a54ec4

diff --git a/a/1.txt b/N2/1.txt
index 45134d6..75e4911 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -52,14 +52,14 @@ On Fri, Oct 17, 2014 at 10:54:23AM +0100, Chunyan Zhang wrote:
 > +	#address-cells = <2>;
 > +	#size-cells = <2>;
 > +
-> +	uart0: serial at 70000000 {
+> +	uart0: serial@70000000 {
 > +		compatible = "sprd,serial";
 > +		reg = <0 0x70000000 0 0x100>;
 > +		interrupts = <0 2 0xf04>;
 > +		status = "disabled";
 > +	};
 > +
-> +	uart1: serial at 70100000 {
+> +	uart1: serial@70100000 {
 > +		compatible = "sprd,serial";
 > +		reg = <0 0x70100000 0 0x100>;
 > +		interrupts = <0 3 0xf04>;
@@ -101,7 +101,7 @@ spaces here to a tab?
 > +	aliases {
 > +	};
 > +
-> +	memory at 80000000 {
+> +	memory@80000000 {
 > +		device_type = "memory";
 > +		reg = <0 0x80000000 0 0x20000000>;
 > +	};
@@ -110,11 +110,11 @@ spaces here to a tab?
 > +		stdout-path = &uart0;
 > +	};
 > +
-> +	uart0: serial at 70000000 {
+> +	uart0: serial@70000000 {
 > +		status = "okay";
 > +	};
 > +
-> +	uart1: serial at 70100000 {
+> +	uart1: serial@70100000 {
 > +		status = "okay";
 > +	};
 > +};
@@ -140,7 +140,7 @@ spaces here to a tab?
 > +/ {
 > +	compatible = "sprd,sharkl3";
 > +
-> +	gic: interrupt-controller at 12001000 {
+> +	gic: interrupt-controller@12001000 {
 > +		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
 > +		#interrupt-cells = <3>;
 > +		interrupt-controller;
@@ -157,7 +157,7 @@ Could we move this after the cpus node please?
 > +		#address-cells = <2>;
 > +		#size-cells = <0>;
 > +
-> +		cpu at 0 {
+> +		cpu@0 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 
@@ -167,19 +167,19 @@ Could we have the compatible string for the actual CPU rather than just
 > +			reg = <0x0 0x0>;
 > +			enable-method = "psci";
 > +		};
-> +		cpu at 1 {
+> +		cpu@1 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 > +			reg = <0x0 0x1>;
 > +			enable-method = "psci";
 > +		};
-> +		cpu at 2 {
+> +		cpu@2 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 > +			reg = <0x0 0x2>;
 > +			enable-method = "psci";
 > +		};
-> +		cpu at 3 {
+> +		cpu@3 {
 > +			device_type = "cpu";
 > +			compatible = "arm,armv8";
 > +			reg = <0x0 0x3>;
diff --git a/a/content_digest b/N2/content_digest
index 4b34bdc..e9ae0b1 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,10 +1,29 @@
  "ref\0sprd-1017-v2\0"
  "ref\01413539665-11484-1-git-send-email-chunyan.zhang@spreadtrum.com\0"
  "ref\01413539665-11484-4-git-send-email-chunyan.zhang@spreadtrum.com\0"
- "From\0mark.rutland@arm.com (Mark Rutland)\0"
- "Subject\0[PATCH v2 3/5] arm64: dts: Add support for Spreadtrum Sharkl3 SoC in dts and Makefile.\0"
+ "From\0Mark Rutland <mark.rutland@arm.com>\0"
+ "Subject\0Re: [PATCH v2 3/5] arm64: dts: Add support for Spreadtrum Sharkl3 SoC in dts and Makefile.\0"
  "Date\0Fri, 17 Oct 2014 14:00:40 +0100\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Chunyan Zhang <chunyan.zhang@spreadtrum.com>\0"
+ "Cc\0Catalin Marinas <Catalin.Marinas@arm.com>"
+  gregkh@linuxfoundation.org <gregkh@linuxfoundation.org>
+  ijc+devicetree@hellion.org.uk <ijc+devicetree@hellion.org.uk>
+  jslaby@suse.cz <jslaby@suse.cz>
+  galak@codeaurora.org <galak@codeaurora.org>
+  broonie@linaro.org <broonie@linaro.org>
+  m-karicheri2@ti.com <m-karicheri2@ti.com>
+  Pawel Moll <Pawel.Moll@arm.com>
+  artagnon@gmail.com <artagnon@gmail.com>
+  rrichter@cavium.com <rrichter@cavium.com>
+  robh+dt@kernel.org <robh+dt@kernel.org>
+  Will Deacon <Will.Deacon@arm.com>
+  orsonzhai@gmail.com <orsonzhai@gmail.com>
+  geng.ren@spreadtrum.com <geng.ren@spreadtrum.com>
+  zhizhou.zhang@spreadtrum.com <zhizhou.zhang@spreadtrum.com>
+  devicetree@vger.kernel.org <devicetree@vger.kernel.org>
+  linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>
+  linux-kernel@vger.kernel.org <linux-kernel@vger.kernel.org>
+ " sprdlinux@freelists.org <sprdlinux@freelists.org>\0"
  "\00:1\0"
  "b\0"
  "On Fri, Oct 17, 2014 at 10:54:23AM +0100, Chunyan Zhang wrote:\n"
@@ -61,14 +80,14 @@
  "> +\t#address-cells = <2>;\n"
  "> +\t#size-cells = <2>;\n"
  "> +\n"
- "> +\tuart0: serial at 70000000 {\n"
+ "> +\tuart0: serial@70000000 {\n"
  "> +\t\tcompatible = \"sprd,serial\";\n"
  "> +\t\treg = <0 0x70000000 0 0x100>;\n"
  "> +\t\tinterrupts = <0 2 0xf04>;\n"
  "> +\t\tstatus = \"disabled\";\n"
  "> +\t};\n"
  "> +\n"
- "> +\tuart1: serial at 70100000 {\n"
+ "> +\tuart1: serial@70100000 {\n"
  "> +\t\tcompatible = \"sprd,serial\";\n"
  "> +\t\treg = <0 0x70100000 0 0x100>;\n"
  "> +\t\tinterrupts = <0 3 0xf04>;\n"
@@ -110,7 +129,7 @@
  "> +\taliases {\n"
  "> +\t};\n"
  "> +\n"
- "> +\tmemory at 80000000 {\n"
+ "> +\tmemory@80000000 {\n"
  "> +\t\tdevice_type = \"memory\";\n"
  "> +\t\treg = <0 0x80000000 0 0x20000000>;\n"
  "> +\t};\n"
@@ -119,11 +138,11 @@
  "> +\t\tstdout-path = &uart0;\n"
  "> +\t};\n"
  "> +\n"
- "> +\tuart0: serial at 70000000 {\n"
+ "> +\tuart0: serial@70000000 {\n"
  "> +\t\tstatus = \"okay\";\n"
  "> +\t};\n"
  "> +\n"
- "> +\tuart1: serial at 70100000 {\n"
+ "> +\tuart1: serial@70100000 {\n"
  "> +\t\tstatus = \"okay\";\n"
  "> +\t};\n"
  "> +};\n"
@@ -149,7 +168,7 @@
  "> +/ {\n"
  "> +\tcompatible = \"sprd,sharkl3\";\n"
  "> +\n"
- "> +\tgic: interrupt-controller at 12001000 {\n"
+ "> +\tgic: interrupt-controller@12001000 {\n"
  "> +\t\tcompatible = \"arm,cortex-a15-gic\", \"arm,cortex-a9-gic\";\n"
  "> +\t\t#interrupt-cells = <3>;\n"
  "> +\t\tinterrupt-controller;\n"
@@ -166,7 +185,7 @@
  "> +\t\t#address-cells = <2>;\n"
  "> +\t\t#size-cells = <0>;\n"
  "> +\n"
- "> +\t\tcpu at 0 {\n"
+ "> +\t\tcpu@0 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "\n"
@@ -176,19 +195,19 @@
  "> +\t\t\treg = <0x0 0x0>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
- "> +\t\tcpu at 1 {\n"
+ "> +\t\tcpu@1 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "> +\t\t\treg = <0x0 0x1>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
- "> +\t\tcpu at 2 {\n"
+ "> +\t\tcpu@2 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "> +\t\t\treg = <0x0 0x2>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
- "> +\t\tcpu at 3 {\n"
+ "> +\t\tcpu@3 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,armv8\";\n"
  "> +\t\t\treg = <0x0 0x3>;\n"
@@ -216,4 +235,4 @@
  "Thanks,\n"
  Mark.
 
-7d713cdf2963b364db0a19ed3329d5f46616b8f5e17e96d3a1c2ad7368ef2df6
+9e9c1b41926d68c9981572a973d67e50d7e3ce5063a0323e36afa9f521897aae

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.