All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20141203111108.GH7915@arm.com>

diff --git a/a/1.txt b/N1/1.txt
index 1a7817f..ada772e 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,5 +1,5 @@
 On Tue, Dec 02, 2014 at 10:41:52PM +0000, Mitchel Humpherys wrote:
-> On Thu, Nov 27 2014 at 03:51:16 AM, Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> wrote:
+> On Thu, Nov 27 2014 at 03:51:16 AM, Will Deacon <will.deacon@arm.com> wrote:
 > > A number of IOMMUs found in ARM SoCs can walk architecture-compatible
 > > page tables.
 > >
@@ -7,7 +7,7 @@ On Tue, Dec 02, 2014 at 10:41:52PM +0000, Mitchel Humpherys wrote:
 > > long-descriptor page tables. 4k, 16k and 64k pages are supported, with
 > > up to 4-levels of walk to cover a 48-bit address space.
 > >
-> > Signed-off-by: Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>
+> > Signed-off-by: Will Deacon <will.deacon@arm.com>
 > > ---
 > 
 > [...]
diff --git a/a/content_digest b/N1/content_digest
index e71cdf2..3112d4e 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,21 +1,14 @@
  "ref\01417089078-22900-1-git-send-email-will.deacon@arm.com\0"
  "ref\01417089078-22900-3-git-send-email-will.deacon@arm.com\0"
  "ref\0vnkw8uipznbj.fsf@mitchelh-linux.qualcomm.com\0"
- "ref\0vnkw8uipznbj.fsf-Yf+dfxj6toJBVvN7MMdr1KRtKmQZhJ7pQQ4Iyu8u01E@public.gmane.org\0"
- "From\0Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>\0"
- "Subject\0Re: [PATCH 2/4] iommu: add ARM LPAE page table allocator\0"
+ "From\0will.deacon@arm.com (Will Deacon)\0"
+ "Subject\0[PATCH 2/4] iommu: add ARM LPAE page table allocator\0"
  "Date\0Wed, 3 Dec 2014 11:11:08 +0000\0"
- "To\0Mitchel Humpherys <mitchelh-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\0"
- "Cc\0iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org <iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org>"
-  laurent.pinchart-ryLnwIuWjnjg/C1BVhZhaw@public.gmane.org <laurent.pinchart-ryLnwIuWjnjg/C1BVhZhaw@public.gmane.org>
-  Varun.Sethi-KZfg59tc24xl57MIdRCFDg@public.gmane.org <Varun.Sethi-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
-  prem.mallappa-dY08KVG/lbpWk0Htik3J/w@public.gmane.org <prem.mallappa-dY08KVG/lbpWk0Htik3J/w@public.gmane.org>
-  Robin Murphy <Robin.Murphy-5wv7dgnIgG8@public.gmane.org>
- " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On Tue, Dec 02, 2014 at 10:41:52PM +0000, Mitchel Humpherys wrote:\n"
- "> On Thu, Nov 27 2014 at 03:51:16 AM, Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> wrote:\n"
+ "> On Thu, Nov 27 2014 at 03:51:16 AM, Will Deacon <will.deacon@arm.com> wrote:\n"
  "> > A number of IOMMUs found in ARM SoCs can walk architecture-compatible\n"
  "> > page tables.\n"
  "> >\n"
@@ -23,7 +16,7 @@
  "> > long-descriptor page tables. 4k, 16k and 64k pages are supported, with\n"
  "> > up to 4-levels of walk to cover a 48-bit address space.\n"
  "> >\n"
- "> > Signed-off-by: Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>\n"
+ "> > Signed-off-by: Will Deacon <will.deacon@arm.com>\n"
  "> > ---\n"
  "> \n"
  "> [...]\n"
@@ -54,4 +47,4 @@
  "\n"
  Will
 
-16163591f4769a53e10b037ad8e27239cc98e4428bbbba4165e906e97a0947a1
+c0575d9738dd8f1b09a8289ab12981845d3ccf49eef677635925c31e04fbc5a0

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.