All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20141211180245.GE28150@leverpostej>

diff --git a/a/1.txt b/N1/1.txt
index d08f079..5a2b313 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -3,7 +3,7 @@ Hi,
 On Wed, Dec 10, 2014 at 10:50:01AM +0000, Eddie Huang wrote:
 > Add device tree support for MT8173 SoC and evalutaion board based on it.
 > 
-> Signed-off-by: Eddie Huang <eddie.huang@mediatek.com>
+> Signed-off-by: Eddie Huang <eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
 > ---
 >  arch/arm64/boot/dts/Makefile       |   1 +
 >  arch/arm64/boot/dts/mt8173-evb.dts |  31 +++++++
@@ -29,7 +29,7 @@ On Wed, Dec 10, 2014 at 10:50:01AM +0000, Eddie Huang wrote:
 > @@ -0,0 +1,31 @@
 > +/*
 > + * Copyright (c) 2014 MediaTek Inc.
-> + * Author: Eddie Huang <eddie.huang@mediatek.com>
+> + * Author: Eddie Huang <eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
 > + *
 > + * This program is free software; you can redistribute it and/or modify
 > + * it under the terms of the GNU General Public License version 2 as
@@ -59,7 +59,7 @@ Do any of these support earlycon?
 > +
 > +	memory {
 
-Nit: should be memory at 40000000 (and you'll need to add device_type =
+Nit: should be memory@40000000 (and you'll need to add device_type =
 "memory").
 
 > +		reg = <0 0x40000000 0 0x40000000>;
@@ -73,7 +73,7 @@ Nit: should be memory at 40000000 (and you'll need to add device_type =
 > @@ -0,0 +1,164 @@
 > +/*
 > + * Copyright (c) 2014 MediaTek Inc.
-> + * Author: Eddie Huang <eddie.huang@mediatek.com>
+> + * Author: Eddie Huang <eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
 > + *
 > + * This program is free software; you can redistribute it and/or modify
 > + * it under the terms of the GNU General Public License version 2 as
@@ -120,28 +120,28 @@ Documentation/devicetree/bindings/arm/topology.txt.
 > +		#address-cells = <1>;
 > +		#size-cells = <0>;
 > +
-> +		cpu0: cpu at 0 {
+> +		cpu0: cpu@0 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a53";
 > +			reg = <0x000>;
 > +			enable-method = "psci";
 > +		};
 > +
-> +		cpu1: cpu at 1 {
+> +		cpu1: cpu@1 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a53";
 > +			reg = <0x001>;
 > +			enable-method = "psci";
 > +		};
 > +
-> +		cpu2: cpu at 2 {
+> +		cpu2: cpu@2 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a57";
 > +			reg = <0x100>;
 > +			enable-method = "psci";
 > +		};
 > +
-> +		cpu3: cpu at 3 {
+> +		cpu3: cpu@3 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a57";
 > +			reg = <0x101>;
@@ -213,7 +213,7 @@ CPUs).
 > +		compatible = "simple-bus";
 > +		ranges;
 > +
-> +		sysirq: intpol-controller at 10200620 {
+> +		sysirq: intpol-controller@10200620 {
 > +			compatible = "mediatek,mt8173-sysirq", "mediatek,mt6577-sysirq";
 > +			interrupt-controller;
 > +			#interrupt-cells = <3>;
@@ -221,7 +221,7 @@ CPUs).
 > +			reg = <0 0x10200620 0 0x20>;
 > +		};
 > +
-> +		gic: interrupt-controller at 10220000 {
+> +		gic: interrupt-controller@10220000 {
 > +			compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
 
 Surely this should be "arm,gic-400"?
@@ -242,3 +242,7 @@ The GIC maintenance interrupt also seems to be missing.
 
 Thanks,
 Mark.
+--
+To unsubscribe from this list: send the line "unsubscribe devicetree" in
+the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N1/content_digest
index c348486..9ca5e99 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,9 +1,29 @@
  "ref\01418208602-35584-1-git-send-email-eddie.huang@mediatek.com\0"
  "ref\01418208602-35584-4-git-send-email-eddie.huang@mediatek.com\0"
- "From\0mark.rutland@arm.com (Mark Rutland)\0"
- "Subject\0[PATCH 3/4] arm64: dts: Add mediatek MT8173 SoC and evaluation board dts and Makefile\0"
+ "ref\01418208602-35584-4-git-send-email-eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org\0"
+ "From\0Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>\0"
+ "Subject\0Re: [PATCH 3/4] arm64: dts: Add mediatek MT8173 SoC and evaluation board dts and Makefile\0"
  "Date\0Thu, 11 Dec 2014 18:02:46 +0000\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Eddie Huang <eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\0"
+ "Cc\0Matthias Brugger <matthias.bgg-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>"
+  Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
+  Jason Cooper <jason-NLaQJdtUoK4Be96aLqz0jA@public.gmane.org>
+  srv_heupstream-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org <srv_heupstream-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
+  Pawel Moll <Pawel.Moll-5wv7dgnIgG8@public.gmane.org>
+  Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org>
+  Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
+  Catalin Marinas <Catalin.Marinas-5wv7dgnIgG8@public.gmane.org>
+  Will Deacon <Will.Deacon-5wv7dgnIgG8@public.gmane.org>
+  Thomas Gleixner <tglx-hfZtesqFncYOwBW4kG4KsQ@public.gmane.org>
+  Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>
+  Joe.C <yingjoe.chen-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
+  Robert Richter <rrichter-YGCgFSpz5w/QT0dZR+AlfA@public.gmane.org>
+  Mark Brown <broonie-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
+  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
+  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
+  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>
+  Sascha Hauer <kernel-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org>
+ " yh.chen-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org <yh.chen-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\0"
  "\00:1\0"
  "b\0"
  "Hi,\n"
@@ -11,7 +31,7 @@
  "On Wed, Dec 10, 2014 at 10:50:01AM +0000, Eddie Huang wrote:\n"
  "> Add device tree support for MT8173 SoC and evalutaion board based on it.\n"
  "> \n"
- "> Signed-off-by: Eddie Huang <eddie.huang@mediatek.com>\n"
+ "> Signed-off-by: Eddie Huang <eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\n"
  "> ---\n"
  ">  arch/arm64/boot/dts/Makefile       |   1 +\n"
  ">  arch/arm64/boot/dts/mt8173-evb.dts |  31 +++++++\n"
@@ -37,7 +57,7 @@
  "> @@ -0,0 +1,31 @@\n"
  "> +/*\n"
  "> + * Copyright (c) 2014 MediaTek Inc.\n"
- "> + * Author: Eddie Huang <eddie.huang@mediatek.com>\n"
+ "> + * Author: Eddie Huang <eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\n"
  "> + *\n"
  "> + * This program is free software; you can redistribute it and/or modify\n"
  "> + * it under the terms of the GNU General Public License version 2 as\n"
@@ -67,7 +87,7 @@
  "> +\n"
  "> +\tmemory {\n"
  "\n"
- "Nit: should be memory at 40000000 (and you'll need to add device_type =\n"
+ "Nit: should be memory@40000000 (and you'll need to add device_type =\n"
  "\"memory\").\n"
  "\n"
  "> +\t\treg = <0 0x40000000 0 0x40000000>;\n"
@@ -81,7 +101,7 @@
  "> @@ -0,0 +1,164 @@\n"
  "> +/*\n"
  "> + * Copyright (c) 2014 MediaTek Inc.\n"
- "> + * Author: Eddie Huang <eddie.huang@mediatek.com>\n"
+ "> + * Author: Eddie Huang <eddie.huang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>\n"
  "> + *\n"
  "> + * This program is free software; you can redistribute it and/or modify\n"
  "> + * it under the terms of the GNU General Public License version 2 as\n"
@@ -128,28 +148,28 @@
  "> +\t\t#address-cells = <1>;\n"
  "> +\t\t#size-cells = <0>;\n"
  "> +\n"
- "> +\t\tcpu0: cpu at 0 {\n"
+ "> +\t\tcpu0: cpu@0 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a53\";\n"
  "> +\t\t\treg = <0x000>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu1: cpu at 1 {\n"
+ "> +\t\tcpu1: cpu@1 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a53\";\n"
  "> +\t\t\treg = <0x001>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu2: cpu at 2 {\n"
+ "> +\t\tcpu2: cpu@2 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a57\";\n"
  "> +\t\t\treg = <0x100>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu3: cpu at 3 {\n"
+ "> +\t\tcpu3: cpu@3 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a57\";\n"
  "> +\t\t\treg = <0x101>;\n"
@@ -221,7 +241,7 @@
  "> +\t\tcompatible = \"simple-bus\";\n"
  "> +\t\tranges;\n"
  "> +\n"
- "> +\t\tsysirq: intpol-controller at 10200620 {\n"
+ "> +\t\tsysirq: intpol-controller@10200620 {\n"
  "> +\t\t\tcompatible = \"mediatek,mt8173-sysirq\", \"mediatek,mt6577-sysirq\";\n"
  "> +\t\t\tinterrupt-controller;\n"
  "> +\t\t\t#interrupt-cells = <3>;\n"
@@ -229,7 +249,7 @@
  "> +\t\t\treg = <0 0x10200620 0 0x20>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgic: interrupt-controller at 10220000 {\n"
+ "> +\t\tgic: interrupt-controller@10220000 {\n"
  "> +\t\t\tcompatible = \"arm,cortex-a15-gic\", \"arm,cortex-a9-gic\";\n"
  "\n"
  "Surely this should be \"arm,gic-400\"?\n"
@@ -249,6 +269,10 @@
  "The GIC maintenance interrupt also seems to be missing.\n"
  "\n"
  "Thanks,\n"
- Mark.
+ "Mark.\n"
+ "--\n"
+ "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
+ "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ More majordomo info at  http://vger.kernel.org/majordomo-info.html
 
-740bd6a7f814c9ff7b8d987f6c87a4379b5dc91158ba3332aaf7c2e418d13120
+8df56b6c9a483c4149757d3973c0b6833dd95fe1469922c179caf12d1f75594c

diff --git a/a/1.txt b/N2/1.txt
index d08f079..5a62530 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -59,7 +59,7 @@ Do any of these support earlycon?
 > +
 > +	memory {
 
-Nit: should be memory at 40000000 (and you'll need to add device_type =
+Nit: should be memory@40000000 (and you'll need to add device_type =
 "memory").
 
 > +		reg = <0 0x40000000 0 0x40000000>;
@@ -120,28 +120,28 @@ Documentation/devicetree/bindings/arm/topology.txt.
 > +		#address-cells = <1>;
 > +		#size-cells = <0>;
 > +
-> +		cpu0: cpu at 0 {
+> +		cpu0: cpu@0 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a53";
 > +			reg = <0x000>;
 > +			enable-method = "psci";
 > +		};
 > +
-> +		cpu1: cpu at 1 {
+> +		cpu1: cpu@1 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a53";
 > +			reg = <0x001>;
 > +			enable-method = "psci";
 > +		};
 > +
-> +		cpu2: cpu at 2 {
+> +		cpu2: cpu@2 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a57";
 > +			reg = <0x100>;
 > +			enable-method = "psci";
 > +		};
 > +
-> +		cpu3: cpu at 3 {
+> +		cpu3: cpu@3 {
 > +			device_type = "cpu";
 > +			compatible = "arm,cortex-a57";
 > +			reg = <0x101>;
@@ -213,7 +213,7 @@ CPUs).
 > +		compatible = "simple-bus";
 > +		ranges;
 > +
-> +		sysirq: intpol-controller at 10200620 {
+> +		sysirq: intpol-controller@10200620 {
 > +			compatible = "mediatek,mt8173-sysirq", "mediatek,mt6577-sysirq";
 > +			interrupt-controller;
 > +			#interrupt-cells = <3>;
@@ -221,7 +221,7 @@ CPUs).
 > +			reg = <0 0x10200620 0 0x20>;
 > +		};
 > +
-> +		gic: interrupt-controller at 10220000 {
+> +		gic: interrupt-controller@10220000 {
 > +			compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
 
 Surely this should be "arm,gic-400"?
diff --git a/a/content_digest b/N2/content_digest
index c348486..f7673a7 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,9 +1,28 @@
  "ref\01418208602-35584-1-git-send-email-eddie.huang@mediatek.com\0"
  "ref\01418208602-35584-4-git-send-email-eddie.huang@mediatek.com\0"
- "From\0mark.rutland@arm.com (Mark Rutland)\0"
- "Subject\0[PATCH 3/4] arm64: dts: Add mediatek MT8173 SoC and evaluation board dts and Makefile\0"
+ "From\0Mark Rutland <mark.rutland@arm.com>\0"
+ "Subject\0Re: [PATCH 3/4] arm64: dts: Add mediatek MT8173 SoC and evaluation board dts and Makefile\0"
  "Date\0Thu, 11 Dec 2014 18:02:46 +0000\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Eddie Huang <eddie.huang@mediatek.com>\0"
+ "Cc\0Matthias Brugger <matthias.bgg@gmail.com>"
+  Rob Herring <robh+dt@kernel.org>
+  Jason Cooper <jason@lakedaemon.net>
+  srv_heupstream@mediatek.com <srv_heupstream@mediatek.com>
+  Pawel Moll <Pawel.Moll@arm.com>
+  Ian Campbell <ijc+devicetree@hellion.org.uk>
+  Kumar Gala <galak@codeaurora.org>
+  Catalin Marinas <Catalin.Marinas@arm.com>
+  Will Deacon <Will.Deacon@arm.com>
+  Thomas Gleixner <tglx@linutronix.de>
+  Olof Johansson <olof@lixom.net>
+  Joe.C <yingjoe.chen@mediatek.com>
+  Robert Richter <rrichter@cavium.com>
+  Mark Brown <broonie@linaro.org>
+  devicetree@vger.kernel.org <devicetree@vger.kernel.org>
+  linux-kernel@vger.kernel.org <linux-kernel@vger.kernel.org>
+  linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>
+  Sascha Hauer <kernel@pengutronix.de>
+ " yh.chen@mediatek.com <yh.chen@mediatek.com>\0"
  "\00:1\0"
  "b\0"
  "Hi,\n"
@@ -67,7 +86,7 @@
  "> +\n"
  "> +\tmemory {\n"
  "\n"
- "Nit: should be memory at 40000000 (and you'll need to add device_type =\n"
+ "Nit: should be memory@40000000 (and you'll need to add device_type =\n"
  "\"memory\").\n"
  "\n"
  "> +\t\treg = <0 0x40000000 0 0x40000000>;\n"
@@ -128,28 +147,28 @@
  "> +\t\t#address-cells = <1>;\n"
  "> +\t\t#size-cells = <0>;\n"
  "> +\n"
- "> +\t\tcpu0: cpu at 0 {\n"
+ "> +\t\tcpu0: cpu@0 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a53\";\n"
  "> +\t\t\treg = <0x000>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu1: cpu at 1 {\n"
+ "> +\t\tcpu1: cpu@1 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a53\";\n"
  "> +\t\t\treg = <0x001>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu2: cpu at 2 {\n"
+ "> +\t\tcpu2: cpu@2 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a57\";\n"
  "> +\t\t\treg = <0x100>;\n"
  "> +\t\t\tenable-method = \"psci\";\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tcpu3: cpu at 3 {\n"
+ "> +\t\tcpu3: cpu@3 {\n"
  "> +\t\t\tdevice_type = \"cpu\";\n"
  "> +\t\t\tcompatible = \"arm,cortex-a57\";\n"
  "> +\t\t\treg = <0x101>;\n"
@@ -221,7 +240,7 @@
  "> +\t\tcompatible = \"simple-bus\";\n"
  "> +\t\tranges;\n"
  "> +\n"
- "> +\t\tsysirq: intpol-controller at 10200620 {\n"
+ "> +\t\tsysirq: intpol-controller@10200620 {\n"
  "> +\t\t\tcompatible = \"mediatek,mt8173-sysirq\", \"mediatek,mt6577-sysirq\";\n"
  "> +\t\t\tinterrupt-controller;\n"
  "> +\t\t\t#interrupt-cells = <3>;\n"
@@ -229,7 +248,7 @@
  "> +\t\t\treg = <0 0x10200620 0 0x20>;\n"
  "> +\t\t};\n"
  "> +\n"
- "> +\t\tgic: interrupt-controller at 10220000 {\n"
+ "> +\t\tgic: interrupt-controller@10220000 {\n"
  "> +\t\t\tcompatible = \"arm,cortex-a15-gic\", \"arm,cortex-a9-gic\";\n"
  "\n"
  "Surely this should be \"arm,gic-400\"?\n"
@@ -251,4 +270,4 @@
  "Thanks,\n"
  Mark.
 
-740bd6a7f814c9ff7b8d987f6c87a4379b5dc91158ba3332aaf7c2e418d13120
+d76e87276dc4ba08188feb1dda9a731730d5a7b53fdfe3579620ff2779596598

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.