From mboxrd@z Thu Jan 1 00:00:00 1970 From: Ying.Liu@freescale.com (Liu Ying) Date: Mon, 2 Feb 2015 13:34:40 +0800 Subject: [PATCH RFC v8 00/21] Add support for i.MX MIPI DSI DRM driver In-Reply-To: <20150202021743.GA32567@victor> References: <1420014219-915-1-git-send-email-Ying.Liu@freescale.com> <20150202021743.GA32567@victor> Message-ID: <20150202053438.GA21302@victor> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Correct Philipp's email address in the Cc list. Liu Ying On Mon, Feb 02, 2015 at 10:17:45AM +0800, Liu Ying wrote: > Hi, > > This version has been submitted for a while. > And, it looks there is no comments on this version. > Can the maintainers consider to take this? > > Mike, any comments on patch 01/21? It's a clock driver change. > > Regards, > Liu Ying > > On Wed, Dec 31, 2014 at 04:23:18PM +0800, Liu Ying wrote: > > Hi, > > > > This version mainly fixes the Kconfig for the Synopsys DesignWare MIPI DSI > > host controller bridge driver so that we may pass the allmodconfig for ARM. > > Also, this version contains a minor change for the Himax HX8369A panel > > driver to remove several unnecessary headers included. > > > > The i.MX MIPI DSI is a Synopsys DesignWare MIPI DSI host controller IP. > > This series adds support for a Synopsys DesignWare MIPI DSI host controller > > DRM bridge driver and a i.MX MIPI DSI specific DRM driver. > > Currently, the MIPI DSI drivers only support the burst with sync pulse mode. > > > > This series also includes a DRM panel driver for the Truly TFT480800-16-E panel > > which is driven by the Himax HX8369A driver IC. The driver IC data sheet could > > be found at [1]. As mentioned by the data sheet, the driver IC supports several > > interface modes. Currently, the DRM panel driver only supports the MIPI DSI video > > mode. New interface modes could be added later(perhaps, just like the way the DRM > > simple panel driver supports both MIPI DSI interface panels and simple(parallel) > > interface panels). > > > > The MIPI DSI feature is tested on i.MX6Q SabreSD board and i.MX6DL SabreSD board. > > The MIPI DSI display could be enabled directly on i.MX6Q SabreSD board after > > applying this series, because the 26.4MHz pixel clock the panel requires could be > > derived from the IPU HSP clock(264MHz) with an integer divider. > > On i.MX6DL SabreSD board, we need to manually disable the LVDS and HDMI displays in > > the device tree blob, since the i.MX6DL IPU HSP clock is 198MHz at present, which > > makes the pixel clock share the PLL5 video clock source with the LVDS and HDMI, > > thus, the panel cannot get the pixel clock rate it wants. > > > > Patch 01/21 is needed to get a precise pixel clock rate(26.4MHz) from the PLL5 video > > clock. If we don't have this patch, the pixel clock rate is about 20MHz, which > > causes a horitonal shift on the display image. > > > > This series can be applied on the drm-next branch. > > > > [1] http://www.allshore.com/pdf/Himax_HX8369-A.pdf > > > > Liu Ying (21): > > clk: divider: Correct parent clk round rate if no bestdiv is normally > > found > > of: Add vendor prefix for Himax Technologies Inc. > > of: Add vendor prefix for Truly Semiconductors Limited > > ARM: imx6q: Add GPR3 MIPI muxing control register field shift bits > > definition > > ARM: imx6q: clk: Add the video_27m clock > > ARM: imx6q: clk: Change hdmi_isfr clock's parent to be video_27m clock > > ARM: imx6q: clk: Change hsi_tx clock to be a shared clock gate > > ARM: imx6q: clk: Add support for mipi_core_cfg clock as a shared clock > > gate > > ARM: dts: imx6qdl: Move existing MIPI DSI ports into a new 'ports' > > node > > drm/dsi: Add a helper to get bits per pixel of MIPI DSI pixel format > > Documentation: dt-bindings: Add bindings for Synopsys DW MIPI DSI DRM > > bridge driver > > drm/bridge: Add Synopsys DesignWare MIPI DSI host controller driver > > Documentation: dt-bindings: Add bindings for i.MX specific Synopsys DW > > MIPI DSI driver > > drm: imx: Support Synopsys DesignWare MIPI DSI host controller > > Documentation: dt-bindings: Add bindings for Himax HX8369A DRM panel > > driver > > drm: panel: Add support for Himax HX8369A MIPI DSI panel > > ARM: dtsi: imx6qdl: Add support for MIPI DSI host controller > > ARM: dts: imx6qdl-sabresd: Add support for TRULY TFT480800-16-E MIPI > > DSI panel > > ARM: imx_v6_v7_defconfig: Cleanup for imx drm being moved out of > > staging > > ARM: imx_v6_v7_defconfig: Add support for MIPI DSI host controller > > ARM: imx_v6_v7_defconfig: Add support for Himax HX8369A panel > > > > .../devicetree/bindings/drm/bridge/dw_mipi_dsi.txt | 73 ++ > > .../devicetree/bindings/drm/imx/mipi_dsi.txt | 78 ++ > > .../devicetree/bindings/panel/himax,hx8369a.txt | 39 + > > .../devicetree/bindings/vendor-prefixes.txt | 2 + > > arch/arm/boot/dts/imx6q.dtsi | 20 +- > > arch/arm/boot/dts/imx6qdl-sabresd.dtsi | 20 + > > arch/arm/boot/dts/imx6qdl.dtsi | 29 +- > > arch/arm/configs/imx_v6_v7_defconfig | 17 +- > > arch/arm/mach-imx/clk-imx6q.c | 7 +- > > drivers/clk/clk-divider.c | 3 +- > > drivers/gpu/drm/bridge/Kconfig | 10 + > > drivers/gpu/drm/bridge/Makefile | 1 + > > drivers/gpu/drm/bridge/dw_mipi_dsi.c | 996 +++++++++++++++++++++ > > drivers/gpu/drm/imx/Kconfig | 7 + > > drivers/gpu/drm/imx/Makefile | 1 + > > drivers/gpu/drm/imx/dw_mipi_dsi-imx.c | 230 +++++ > > drivers/gpu/drm/panel/Kconfig | 5 + > > drivers/gpu/drm/panel/Makefile | 1 + > > drivers/gpu/drm/panel/panel-himax-hx8369a.c | 610 +++++++++++++ > > include/drm/bridge/dw_mipi_dsi.h | 27 + > > include/drm/drm_mipi_dsi.h | 14 + > > include/dt-bindings/clock/imx6qdl-clock.h | 4 +- > > include/linux/mfd/syscon/imx6q-iomuxc-gpr.h | 1 + > > 23 files changed, 2165 insertions(+), 30 deletions(-) > > create mode 100644 Documentation/devicetree/bindings/drm/bridge/dw_mipi_dsi.txt > > create mode 100644 Documentation/devicetree/bindings/drm/imx/mipi_dsi.txt > > create mode 100644 Documentation/devicetree/bindings/panel/himax,hx8369a.txt > > create mode 100644 drivers/gpu/drm/bridge/dw_mipi_dsi.c > > create mode 100644 drivers/gpu/drm/imx/dw_mipi_dsi-imx.c > > create mode 100644 drivers/gpu/drm/panel/panel-himax-hx8369a.c > > create mode 100644 include/drm/bridge/dw_mipi_dsi.h > > > > -- > > 2.1.0 > > > > _______________________________________________ > > dri-devel mailing list > > dri-devel at lists.freedesktop.org > > http://lists.freedesktop.org/mailman/listinfo/dri-devel > _______________________________________________ > dri-devel mailing list > dri-devel at lists.freedesktop.org > http://lists.freedesktop.org/mailman/listinfo/dri-devel From mboxrd@z Thu Jan 1 00:00:00 1970 From: Liu Ying Subject: Re: [PATCH RFC v8 00/21] Add support for i.MX MIPI DSI DRM driver Date: Mon, 2 Feb 2015 13:34:40 +0800 Message-ID: <20150202053438.GA21302@victor> References: <1420014219-915-1-git-send-email-Ying.Liu@freescale.com> <20150202021743.GA32567@victor> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline In-Reply-To: <20150202021743.GA32567@victor> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: dri-devel@lists.freedesktop.org Cc: stefan.wahren@i2se.com, devicetree@vger.kernel.org, linux@arm.linux.org.uk, andyshrk@gmail.com, linux-kernel@vger.kernel.org, a.hajda@samsung.com, mturquette@linaro.org, kernel@pengutronix.de, linux-arm-kernel@lists.infradead.org List-Id: devicetree@vger.kernel.org Q29ycmVjdCBQaGlsaXBwJ3MgZW1haWwgYWRkcmVzcyBpbiB0aGUgQ2MgbGlzdC4KCkxpdSBZaW5n CgpPbiBNb24sIEZlYiAwMiwgMjAxNSBhdCAxMDoxNzo0NUFNICswODAwLCBMaXUgWWluZyB3cm90 ZToKPiBIaSwKPiAKPiBUaGlzIHZlcnNpb24gaGFzIGJlZW4gc3VibWl0dGVkIGZvciBhIHdoaWxl Lgo+IEFuZCwgaXQgbG9va3MgdGhlcmUgaXMgbm8gY29tbWVudHMgb24gdGhpcyB2ZXJzaW9uLgo+ IENhbiB0aGUgbWFpbnRhaW5lcnMgY29uc2lkZXIgdG8gdGFrZSB0aGlzPwo+IAo+IE1pa2UsIGFu eSBjb21tZW50cyBvbiBwYXRjaCAwMS8yMT8gIEl0J3MgYSBjbG9jayBkcml2ZXIgY2hhbmdlLgo+ IAo+IFJlZ2FyZHMsCj4gTGl1IFlpbmcKPiAKPiBPbiBXZWQsIERlYyAzMSwgMjAxNCBhdCAwNDoy MzoxOFBNICswODAwLCBMaXUgWWluZyB3cm90ZToKPiA+IEhpLAo+ID4gCj4gPiBUaGlzIHZlcnNp b24gbWFpbmx5IGZpeGVzIHRoZSBLY29uZmlnIGZvciB0aGUgU3lub3BzeXMgRGVzaWduV2FyZSBN SVBJIERTSQo+ID4gaG9zdCBjb250cm9sbGVyIGJyaWRnZSBkcml2ZXIgc28gdGhhdCB3ZSBtYXkg cGFzcyB0aGUgYWxsbW9kY29uZmlnIGZvciBBUk0uCj4gPiBBbHNvLCB0aGlzIHZlcnNpb24gY29u dGFpbnMgYSBtaW5vciBjaGFuZ2UgZm9yIHRoZSBIaW1heCBIWDgzNjlBIHBhbmVsCj4gPiBkcml2 ZXIgdG8gcmVtb3ZlIHNldmVyYWwgdW5uZWNlc3NhcnkgaGVhZGVycyBpbmNsdWRlZC4KPiA+IAo+ ID4gVGhlIGkuTVggTUlQSSBEU0kgaXMgYSBTeW5vcHN5cyBEZXNpZ25XYXJlIE1JUEkgRFNJIGhv c3QgY29udHJvbGxlciBJUC4KPiA+IFRoaXMgc2VyaWVzIGFkZHMgc3VwcG9ydCBmb3IgYSBTeW5v cHN5cyBEZXNpZ25XYXJlIE1JUEkgRFNJIGhvc3QgY29udHJvbGxlcgo+ID4gRFJNIGJyaWRnZSBk cml2ZXIgYW5kIGEgaS5NWCBNSVBJIERTSSBzcGVjaWZpYyBEUk0gZHJpdmVyLgo+ID4gQ3VycmVu dGx5LCB0aGUgTUlQSSBEU0kgZHJpdmVycyBvbmx5IHN1cHBvcnQgdGhlIGJ1cnN0IHdpdGggc3lu YyBwdWxzZSBtb2RlLgo+ID4gCj4gPiBUaGlzIHNlcmllcyBhbHNvIGluY2x1ZGVzIGEgRFJNIHBh bmVsIGRyaXZlciBmb3IgdGhlIFRydWx5IFRGVDQ4MDgwMC0xNi1FIHBhbmVsCj4gPiB3aGljaCBp cyBkcml2ZW4gYnkgdGhlIEhpbWF4IEhYODM2OUEgZHJpdmVyIElDLiAgVGhlIGRyaXZlciBJQyBk YXRhIHNoZWV0IGNvdWxkCj4gPiBiZSBmb3VuZCBhdCBbMV0uICBBcyBtZW50aW9uZWQgYnkgdGhl IGRhdGEgc2hlZXQsIHRoZSBkcml2ZXIgSUMgc3VwcG9ydHMgc2V2ZXJhbAo+ID4gaW50ZXJmYWNl IG1vZGVzLiAgQ3VycmVudGx5LCB0aGUgRFJNIHBhbmVsIGRyaXZlciBvbmx5IHN1cHBvcnRzIHRo ZSBNSVBJIERTSSB2aWRlbwo+ID4gbW9kZS4gIE5ldyBpbnRlcmZhY2UgbW9kZXMgY291bGQgYmUg YWRkZWQgbGF0ZXIocGVyaGFwcywganVzdCBsaWtlIHRoZSB3YXkgdGhlIERSTQo+ID4gc2ltcGxl IHBhbmVsIGRyaXZlciBzdXBwb3J0cyBib3RoIE1JUEkgRFNJIGludGVyZmFjZSBwYW5lbHMgYW5k IHNpbXBsZShwYXJhbGxlbCkKPiA+IGludGVyZmFjZSBwYW5lbHMpLgo+ID4gCj4gPiBUaGUgTUlQ SSBEU0kgZmVhdHVyZSBpcyB0ZXN0ZWQgb24gaS5NWDZRIFNhYnJlU0QgYm9hcmQgYW5kIGkuTVg2 REwgU2FicmVTRCBib2FyZC4KPiA+IFRoZSBNSVBJIERTSSBkaXNwbGF5IGNvdWxkIGJlIGVuYWJs ZWQgZGlyZWN0bHkgb24gaS5NWDZRIFNhYnJlU0QgYm9hcmQgYWZ0ZXIKPiA+IGFwcGx5aW5nIHRo aXMgc2VyaWVzLCBiZWNhdXNlIHRoZSAyNi40TUh6IHBpeGVsIGNsb2NrIHRoZSBwYW5lbCByZXF1 aXJlcyBjb3VsZCBiZQo+ID4gZGVyaXZlZCBmcm9tIHRoZSBJUFUgSFNQIGNsb2NrKDI2NE1Ieikg d2l0aCBhbiBpbnRlZ2VyIGRpdmlkZXIuCj4gPiBPbiBpLk1YNkRMIFNhYnJlU0QgYm9hcmQsIHdl IG5lZWQgdG8gbWFudWFsbHkgZGlzYWJsZSB0aGUgTFZEUyBhbmQgSERNSSBkaXNwbGF5cyBpbgo+ ID4gdGhlIGRldmljZSB0cmVlIGJsb2IsIHNpbmNlIHRoZSBpLk1YNkRMIElQVSBIU1AgY2xvY2sg aXMgMTk4TUh6IGF0IHByZXNlbnQsIHdoaWNoCj4gPiBtYWtlcyB0aGUgcGl4ZWwgY2xvY2sgc2hh cmUgdGhlIFBMTDUgdmlkZW8gY2xvY2sgc291cmNlIHdpdGggdGhlIExWRFMgYW5kIEhETUksCj4g PiB0aHVzLCB0aGUgcGFuZWwgY2Fubm90IGdldCB0aGUgcGl4ZWwgY2xvY2sgcmF0ZSBpdCB3YW50 cy4KPiA+IAo+ID4gUGF0Y2ggMDEvMjEgaXMgbmVlZGVkIHRvIGdldCBhIHByZWNpc2UgcGl4ZWwg Y2xvY2sgcmF0ZSgyNi40TUh6KSBmcm9tIHRoZSBQTEw1IHZpZGVvCj4gPiBjbG9jay4gIElmIHdl IGRvbid0IGhhdmUgdGhpcyBwYXRjaCwgdGhlIHBpeGVsIGNsb2NrIHJhdGUgaXMgYWJvdXQgMjBN SHosIHdoaWNoCj4gPiBjYXVzZXMgYSBob3JpdG9uYWwgc2hpZnQgb24gdGhlIGRpc3BsYXkgaW1h Z2UuCj4gPiAKPiA+IFRoaXMgc2VyaWVzIGNhbiBiZSBhcHBsaWVkIG9uIHRoZSBkcm0tbmV4dCBi cmFuY2guCj4gPiAKPiA+IFsxXSBodHRwOi8vd3d3LmFsbHNob3JlLmNvbS9wZGYvSGltYXhfSFg4 MzY5LUEucGRmCj4gPiAKPiA+IExpdSBZaW5nICgyMSk6Cj4gPiAgIGNsazogZGl2aWRlcjogQ29y cmVjdCBwYXJlbnQgY2xrIHJvdW5kIHJhdGUgaWYgbm8gYmVzdGRpdiBpcyBub3JtYWxseQo+ID4g ICAgIGZvdW5kCj4gPiAgIG9mOiBBZGQgdmVuZG9yIHByZWZpeCBmb3IgSGltYXggVGVjaG5vbG9n aWVzIEluYy4KPiA+ICAgb2Y6IEFkZCB2ZW5kb3IgcHJlZml4IGZvciBUcnVseSBTZW1pY29uZHVj dG9ycyBMaW1pdGVkCj4gPiAgIEFSTTogaW14NnE6IEFkZCBHUFIzIE1JUEkgbXV4aW5nIGNvbnRy b2wgcmVnaXN0ZXIgZmllbGQgc2hpZnQgYml0cwo+ID4gICAgIGRlZmluaXRpb24KPiA+ICAgQVJN OiBpbXg2cTogY2xrOiBBZGQgdGhlIHZpZGVvXzI3bSBjbG9jawo+ID4gICBBUk06IGlteDZxOiBj bGs6IENoYW5nZSBoZG1pX2lzZnIgY2xvY2sncyBwYXJlbnQgdG8gYmUgdmlkZW9fMjdtIGNsb2Nr Cj4gPiAgIEFSTTogaW14NnE6IGNsazogQ2hhbmdlIGhzaV90eCBjbG9jayB0byBiZSBhIHNoYXJl ZCBjbG9jayBnYXRlCj4gPiAgIEFSTTogaW14NnE6IGNsazogQWRkIHN1cHBvcnQgZm9yIG1pcGlf Y29yZV9jZmcgY2xvY2sgYXMgYSBzaGFyZWQgY2xvY2sKPiA+ICAgICBnYXRlCj4gPiAgIEFSTTog ZHRzOiBpbXg2cWRsOiBNb3ZlIGV4aXN0aW5nIE1JUEkgRFNJIHBvcnRzIGludG8gYSBuZXcgJ3Bv cnRzJwo+ID4gICAgIG5vZGUKPiA+ICAgZHJtL2RzaTogQWRkIGEgaGVscGVyIHRvIGdldCBiaXRz IHBlciBwaXhlbCBvZiBNSVBJIERTSSBwaXhlbCBmb3JtYXQKPiA+ICAgRG9jdW1lbnRhdGlvbjog ZHQtYmluZGluZ3M6IEFkZCBiaW5kaW5ncyBmb3IgU3lub3BzeXMgRFcgTUlQSSBEU0kgRFJNCj4g PiAgICAgYnJpZGdlIGRyaXZlcgo+ID4gICBkcm0vYnJpZGdlOiBBZGQgU3lub3BzeXMgRGVzaWdu V2FyZSBNSVBJIERTSSBob3N0IGNvbnRyb2xsZXIgZHJpdmVyCj4gPiAgIERvY3VtZW50YXRpb246 IGR0LWJpbmRpbmdzOiBBZGQgYmluZGluZ3MgZm9yIGkuTVggc3BlY2lmaWMgU3lub3BzeXMgRFcK PiA+ICAgICBNSVBJIERTSSBkcml2ZXIKPiA+ICAgZHJtOiBpbXg6IFN1cHBvcnQgU3lub3BzeXMg RGVzaWduV2FyZSBNSVBJIERTSSBob3N0IGNvbnRyb2xsZXIKPiA+ICAgRG9jdW1lbnRhdGlvbjog ZHQtYmluZGluZ3M6IEFkZCBiaW5kaW5ncyBmb3IgSGltYXggSFg4MzY5QSBEUk0gcGFuZWwKPiA+ ICAgICBkcml2ZXIKPiA+ICAgZHJtOiBwYW5lbDogQWRkIHN1cHBvcnQgZm9yIEhpbWF4IEhYODM2 OUEgTUlQSSBEU0kgcGFuZWwKPiA+ICAgQVJNOiBkdHNpOiBpbXg2cWRsOiBBZGQgc3VwcG9ydCBm b3IgTUlQSSBEU0kgaG9zdCBjb250cm9sbGVyCj4gPiAgIEFSTTogZHRzOiBpbXg2cWRsLXNhYnJl c2Q6IEFkZCBzdXBwb3J0IGZvciBUUlVMWSBURlQ0ODA4MDAtMTYtRSBNSVBJCj4gPiAgICAgRFNJ IHBhbmVsCj4gPiAgIEFSTTogaW14X3Y2X3Y3X2RlZmNvbmZpZzogQ2xlYW51cCBmb3IgaW14IGRy bSBiZWluZyBtb3ZlZCBvdXQgb2YKPiA+ICAgICBzdGFnaW5nCj4gPiAgIEFSTTogaW14X3Y2X3Y3 X2RlZmNvbmZpZzogQWRkIHN1cHBvcnQgZm9yIE1JUEkgRFNJIGhvc3QgY29udHJvbGxlcgo+ID4g ICBBUk06IGlteF92Nl92N19kZWZjb25maWc6IEFkZCBzdXBwb3J0IGZvciBIaW1heCBIWDgzNjlB IHBhbmVsCj4gPiAKPiA+ICAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9kcm0vYnJpZGdlL2R3X21p cGlfZHNpLnR4dCB8ICA3MyArKwo+ID4gIC4uLi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RybS9pbXgv bWlwaV9kc2kudHh0ICAgICAgIHwgIDc4ICsrCj4gPiAgLi4uL2RldmljZXRyZWUvYmluZGluZ3Mv cGFuZWwvaGltYXgsaHg4MzY5YS50eHQgICAgfCAgMzkgKwo+ID4gIC4uLi9kZXZpY2V0cmVlL2Jp bmRpbmdzL3ZlbmRvci1wcmVmaXhlcy50eHQgICAgICAgIHwgICAyICsKPiA+ICBhcmNoL2FybS9i b290L2R0cy9pbXg2cS5kdHNpICAgICAgICAgICAgICAgICAgICAgICB8ICAyMCArLQo+ID4gIGFy Y2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2FicmVzZC5kdHNpICAgICAgICAgICAgIHwgIDIwICsK PiA+ICBhcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLmR0c2kgICAgICAgICAgICAgICAgICAgICB8 ICAyOSArLQo+ID4gIGFyY2gvYXJtL2NvbmZpZ3MvaW14X3Y2X3Y3X2RlZmNvbmZpZyAgICAgICAg ICAgICAgIHwgIDE3ICstCj4gPiAgYXJjaC9hcm0vbWFjaC1pbXgvY2xrLWlteDZxLmMgICAgICAg ICAgICAgICAgICAgICAgfCAgIDcgKy0KPiA+ICBkcml2ZXJzL2Nsay9jbGstZGl2aWRlci5jICAg ICAgICAgICAgICAgICAgICAgICAgICB8ICAgMyArLQo+ID4gIGRyaXZlcnMvZ3B1L2RybS9icmlk Z2UvS2NvbmZpZyAgICAgICAgICAgICAgICAgICAgIHwgIDEwICsKPiA+ICBkcml2ZXJzL2dwdS9k cm0vYnJpZGdlL01ha2VmaWxlICAgICAgICAgICAgICAgICAgICB8ICAgMSArCj4gPiAgZHJpdmVy cy9ncHUvZHJtL2JyaWRnZS9kd19taXBpX2RzaS5jICAgICAgICAgICAgICAgfCA5OTYgKysrKysr KysrKysrKysrKysrKysrCj4gPiAgZHJpdmVycy9ncHUvZHJtL2lteC9LY29uZmlnICAgICAgICAg ICAgICAgICAgICAgICAgfCAgIDcgKwo+ID4gIGRyaXZlcnMvZ3B1L2RybS9pbXgvTWFrZWZpbGUg ICAgICAgICAgICAgICAgICAgICAgIHwgICAxICsKPiA+ICBkcml2ZXJzL2dwdS9kcm0vaW14L2R3 X21pcGlfZHNpLWlteC5jICAgICAgICAgICAgICB8IDIzMCArKysrKwo+ID4gIGRyaXZlcnMvZ3B1 L2RybS9wYW5lbC9LY29uZmlnICAgICAgICAgICAgICAgICAgICAgIHwgICA1ICsKPiA+ICBkcml2 ZXJzL2dwdS9kcm0vcGFuZWwvTWFrZWZpbGUgICAgICAgICAgICAgICAgICAgICB8ICAgMSArCj4g PiAgZHJpdmVycy9ncHUvZHJtL3BhbmVsL3BhbmVsLWhpbWF4LWh4ODM2OWEuYyAgICAgICAgfCA2 MTAgKysrKysrKysrKysrKwo+ID4gIGluY2x1ZGUvZHJtL2JyaWRnZS9kd19taXBpX2RzaS5oICAg ICAgICAgICAgICAgICAgIHwgIDI3ICsKPiA+ICBpbmNsdWRlL2RybS9kcm1fbWlwaV9kc2kuaCAg ICAgICAgICAgICAgICAgICAgICAgICB8ICAxNCArCj4gPiAgaW5jbHVkZS9kdC1iaW5kaW5ncy9j bG9jay9pbXg2cWRsLWNsb2NrLmggICAgICAgICAgfCAgIDQgKy0KPiA+ICBpbmNsdWRlL2xpbnV4 L21mZC9zeXNjb24vaW14NnEtaW9tdXhjLWdwci5oICAgICAgICB8ICAgMSArCj4gPiAgMjMgZmls ZXMgY2hhbmdlZCwgMjE2NSBpbnNlcnRpb25zKCspLCAzMCBkZWxldGlvbnMoLSkKPiA+ICBjcmVh dGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RybS9icmlk Z2UvZHdfbWlwaV9kc2kudHh0Cj4gPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRpb24v ZGV2aWNldHJlZS9iaW5kaW5ncy9kcm0vaW14L21pcGlfZHNpLnR4dAo+ID4gIGNyZWF0ZSBtb2Rl IDEwMDY0NCBEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcGFuZWwvaGltYXgsaHg4 MzY5YS50eHQKPiA+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9ncHUvZHJtL2JyaWRnZS9k d19taXBpX2RzaS5jCj4gPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9pbXgv ZHdfbWlwaV9kc2ktaW14LmMKPiA+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9ncHUvZHJt L3BhbmVsL3BhbmVsLWhpbWF4LWh4ODM2OWEuYwo+ID4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBpbmNs dWRlL2RybS9icmlkZ2UvZHdfbWlwaV9kc2kuaAo+ID4gCj4gPiAtLSAKPiA+IDIuMS4wCj4gPiAK PiA+IF9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCj4gPiBk cmktZGV2ZWwgbWFpbGluZyBsaXN0Cj4gPiBkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3Jn Cj4gPiBodHRwOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRl dmVsCj4gX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KPiBk cmktZGV2ZWwgbWFpbGluZyBsaXN0Cj4gZHJpLWRldmVsQGxpc3RzLmZyZWVkZXNrdG9wLm9yZwo+ IGh0dHA6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVs IG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHA6Ly9saXN0 cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932574AbbBBFaF (ORCPT ); Mon, 2 Feb 2015 00:30:05 -0500 Received: from mail-bl2on0139.outbound.protection.outlook.com ([65.55.169.139]:47849 "EHLO na01-bl2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S932512AbbBBFaB (ORCPT ); Mon, 2 Feb 2015 00:30:01 -0500 Date: Mon, 2 Feb 2015 13:34:40 +0800 From: Liu Ying To: CC: , , , , , , , , , , Subject: Re: [PATCH RFC v8 00/21] Add support for i.MX MIPI DSI DRM driver Message-ID: <20150202053438.GA21302@victor> References: <1420014219-915-1-git-send-email-Ying.Liu@freescale.com> <20150202021743.GA32567@victor> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <20150202021743.GA32567@victor> User-Agent: Mutt/1.5.23 (2014-03-12) X-EOPAttributedMessage: 0 Authentication-Results: spf=fail (sender IP is 192.88.158.2) smtp.mailfrom=Ying.Liu@freescale.com; gmail.com; dkim=none (message not signed) header.d=none; X-Forefront-Antispam-Report: CIP:192.88.158.2;CTRY:US;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10019020)(6009001)(339900001)(51704005)(24454002)(243025005)(86362001)(87936001)(33656002)(110136001)(46406003)(106466001)(46102003)(57986006)(47776003)(33716001)(2351001)(105606002)(23726002)(77096005)(50466002)(97756001)(62966003)(77156002)(6806004)(85426001)(19580405001)(19580395003)(15975445007)(92566002)(83506001)(104016003)(76176999)(1720100001)(50986999)(54356999)(2950100001)(217873001);DIR:OUT;SFP:1102;SCL:1;SRVR:BY2PR03MB332;H:az84smr01.freescale.net;FPR:;SPF:Fail;MLV:sfv;LANG:en; X-Microsoft-Antispam: UriScan:; X-Microsoft-Antispam: BCL:0;PCL:0;RULEID:;SRVR:BY2PR03MB332; X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004);SRVR:BY2PR03MB332; X-Forefront-PRVS: 0475418F50 X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:;SRVR:BY2PR03MB332; X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Feb 2015 05:29:55.8714 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d;Ip=[192.88.158.2] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY2PR03MB332 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Correct Philipp's email address in the Cc list. Liu Ying On Mon, Feb 02, 2015 at 10:17:45AM +0800, Liu Ying wrote: > Hi, > > This version has been submitted for a while. > And, it looks there is no comments on this version. > Can the maintainers consider to take this? > > Mike, any comments on patch 01/21? It's a clock driver change. > > Regards, > Liu Ying > > On Wed, Dec 31, 2014 at 04:23:18PM +0800, Liu Ying wrote: > > Hi, > > > > This version mainly fixes the Kconfig for the Synopsys DesignWare MIPI DSI > > host controller bridge driver so that we may pass the allmodconfig for ARM. > > Also, this version contains a minor change for the Himax HX8369A panel > > driver to remove several unnecessary headers included. > > > > The i.MX MIPI DSI is a Synopsys DesignWare MIPI DSI host controller IP. > > This series adds support for a Synopsys DesignWare MIPI DSI host controller > > DRM bridge driver and a i.MX MIPI DSI specific DRM driver. > > Currently, the MIPI DSI drivers only support the burst with sync pulse mode. > > > > This series also includes a DRM panel driver for the Truly TFT480800-16-E panel > > which is driven by the Himax HX8369A driver IC. The driver IC data sheet could > > be found at [1]. As mentioned by the data sheet, the driver IC supports several > > interface modes. Currently, the DRM panel driver only supports the MIPI DSI video > > mode. New interface modes could be added later(perhaps, just like the way the DRM > > simple panel driver supports both MIPI DSI interface panels and simple(parallel) > > interface panels). > > > > The MIPI DSI feature is tested on i.MX6Q SabreSD board and i.MX6DL SabreSD board. > > The MIPI DSI display could be enabled directly on i.MX6Q SabreSD board after > > applying this series, because the 26.4MHz pixel clock the panel requires could be > > derived from the IPU HSP clock(264MHz) with an integer divider. > > On i.MX6DL SabreSD board, we need to manually disable the LVDS and HDMI displays in > > the device tree blob, since the i.MX6DL IPU HSP clock is 198MHz at present, which > > makes the pixel clock share the PLL5 video clock source with the LVDS and HDMI, > > thus, the panel cannot get the pixel clock rate it wants. > > > > Patch 01/21 is needed to get a precise pixel clock rate(26.4MHz) from the PLL5 video > > clock. If we don't have this patch, the pixel clock rate is about 20MHz, which > > causes a horitonal shift on the display image. > > > > This series can be applied on the drm-next branch. > > > > [1] http://www.allshore.com/pdf/Himax_HX8369-A.pdf > > > > Liu Ying (21): > > clk: divider: Correct parent clk round rate if no bestdiv is normally > > found > > of: Add vendor prefix for Himax Technologies Inc. > > of: Add vendor prefix for Truly Semiconductors Limited > > ARM: imx6q: Add GPR3 MIPI muxing control register field shift bits > > definition > > ARM: imx6q: clk: Add the video_27m clock > > ARM: imx6q: clk: Change hdmi_isfr clock's parent to be video_27m clock > > ARM: imx6q: clk: Change hsi_tx clock to be a shared clock gate > > ARM: imx6q: clk: Add support for mipi_core_cfg clock as a shared clock > > gate > > ARM: dts: imx6qdl: Move existing MIPI DSI ports into a new 'ports' > > node > > drm/dsi: Add a helper to get bits per pixel of MIPI DSI pixel format > > Documentation: dt-bindings: Add bindings for Synopsys DW MIPI DSI DRM > > bridge driver > > drm/bridge: Add Synopsys DesignWare MIPI DSI host controller driver > > Documentation: dt-bindings: Add bindings for i.MX specific Synopsys DW > > MIPI DSI driver > > drm: imx: Support Synopsys DesignWare MIPI DSI host controller > > Documentation: dt-bindings: Add bindings for Himax HX8369A DRM panel > > driver > > drm: panel: Add support for Himax HX8369A MIPI DSI panel > > ARM: dtsi: imx6qdl: Add support for MIPI DSI host controller > > ARM: dts: imx6qdl-sabresd: Add support for TRULY TFT480800-16-E MIPI > > DSI panel > > ARM: imx_v6_v7_defconfig: Cleanup for imx drm being moved out of > > staging > > ARM: imx_v6_v7_defconfig: Add support for MIPI DSI host controller > > ARM: imx_v6_v7_defconfig: Add support for Himax HX8369A panel > > > > .../devicetree/bindings/drm/bridge/dw_mipi_dsi.txt | 73 ++ > > .../devicetree/bindings/drm/imx/mipi_dsi.txt | 78 ++ > > .../devicetree/bindings/panel/himax,hx8369a.txt | 39 + > > .../devicetree/bindings/vendor-prefixes.txt | 2 + > > arch/arm/boot/dts/imx6q.dtsi | 20 +- > > arch/arm/boot/dts/imx6qdl-sabresd.dtsi | 20 + > > arch/arm/boot/dts/imx6qdl.dtsi | 29 +- > > arch/arm/configs/imx_v6_v7_defconfig | 17 +- > > arch/arm/mach-imx/clk-imx6q.c | 7 +- > > drivers/clk/clk-divider.c | 3 +- > > drivers/gpu/drm/bridge/Kconfig | 10 + > > drivers/gpu/drm/bridge/Makefile | 1 + > > drivers/gpu/drm/bridge/dw_mipi_dsi.c | 996 +++++++++++++++++++++ > > drivers/gpu/drm/imx/Kconfig | 7 + > > drivers/gpu/drm/imx/Makefile | 1 + > > drivers/gpu/drm/imx/dw_mipi_dsi-imx.c | 230 +++++ > > drivers/gpu/drm/panel/Kconfig | 5 + > > drivers/gpu/drm/panel/Makefile | 1 + > > drivers/gpu/drm/panel/panel-himax-hx8369a.c | 610 +++++++++++++ > > include/drm/bridge/dw_mipi_dsi.h | 27 + > > include/drm/drm_mipi_dsi.h | 14 + > > include/dt-bindings/clock/imx6qdl-clock.h | 4 +- > > include/linux/mfd/syscon/imx6q-iomuxc-gpr.h | 1 + > > 23 files changed, 2165 insertions(+), 30 deletions(-) > > create mode 100644 Documentation/devicetree/bindings/drm/bridge/dw_mipi_dsi.txt > > create mode 100644 Documentation/devicetree/bindings/drm/imx/mipi_dsi.txt > > create mode 100644 Documentation/devicetree/bindings/panel/himax,hx8369a.txt > > create mode 100644 drivers/gpu/drm/bridge/dw_mipi_dsi.c > > create mode 100644 drivers/gpu/drm/imx/dw_mipi_dsi-imx.c > > create mode 100644 drivers/gpu/drm/panel/panel-himax-hx8369a.c > > create mode 100644 include/drm/bridge/dw_mipi_dsi.h > > > > -- > > 2.1.0 > > > > _______________________________________________ > > dri-devel mailing list > > dri-devel@lists.freedesktop.org > > http://lists.freedesktop.org/mailman/listinfo/dri-devel > _______________________________________________ > dri-devel mailing list > dri-devel@lists.freedesktop.org > http://lists.freedesktop.org/mailman/listinfo/dri-devel