From: "Michael S. Tsirkin" <mst@redhat.com>
To: Frank Blaschka <blaschka@linux.vnet.ibm.com>
Cc: MIHAJLOV@de.ibm.com, qemu-devel@nongnu.org, agraf@suse.de,
borntraeger@de.ibm.com, fiuczy@linux.vnet.ibm.com,
cornelia.huck@de.ibm.com
Subject: Re: [Qemu-devel] [PATCH 2/2 RFC] s390x/pci: rework pci infrastructure modeling
Date: Thu, 12 Mar 2015 10:26:29 +0100 [thread overview]
Message-ID: <20150312092629.GA4471@redhat.com> (raw)
In-Reply-To: <20150312084644.GA29840@tuxmaker.boeblingen.de.ibm.com>
On Thu, Mar 12, 2015 at 09:46:44AM +0100, Frank Blaschka wrote:
> On Wed, Mar 11, 2015 at 03:57:05PM +0100, Michael S. Tsirkin wrote:
> > On Wed, Mar 11, 2015 at 03:38:44PM +0100, Frank Blaschka wrote:
> > > I like Alex's idea because:
> > > 1) It reflects pretty well the actual nature of the pci system in real s390 hw
> >
> > why do you say this? does real hw has this
> > one device per bridge limit?
> >
> Actually we don't know. HW does not expose this information. All we know is each
> pci function is completely separated. So it is a good assumption to have a separate
> bridge/bus for each pci function. By the way the Linux kernel for s390 makes the
> same assumption by creating a new pci domain for each function. You may want
> to read the cover letter again to get more technical details on this.
I'm sorry, my question wasn't clear.
I'll try to rephrase.
Imagine that I'm using s390, and I add a pci to pci bridge:
-device s390-pcihost,fid=17,uid=2217,id=mydev
-device ne2k_pci,bus=mydev.0,addr=0
-device pci-bridge,chassis_nr=2,bus=bus=mydev.0,addr=0,id=newdev
-device ne2k_pci,bus=newdev,addr=8
What happens with your scheme then?
It seems reasonable to assume that this is a legal configuration on real
hardware.
--
MST
next prev parent reply other threads:[~2015-03-12 9:26 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-10 13:03 [Qemu-devel] [PATCH 0/2 RFC] Extend s390 pci representation in qemu V2 Frank Blaschka
2015-03-10 13:03 ` [Qemu-devel] [PATCH 1/2 RFC] pci: detangle Sysbus PCI bridge from PCIBus Frank Blaschka
2015-03-10 13:03 ` [Qemu-devel] [PATCH 2/2 RFC] s390x/pci: rework pci infrastructure modeling Frank Blaschka
2015-03-10 14:26 ` Michael S. Tsirkin
2015-03-11 14:38 ` Frank Blaschka
2015-03-11 14:57 ` Michael S. Tsirkin
2015-03-12 8:46 ` Frank Blaschka
2015-03-12 9:26 ` Michael S. Tsirkin [this message]
2015-03-11 17:42 ` Michael S. Tsirkin
2015-03-12 9:54 ` Frank Blaschka
2015-03-12 10:03 ` Michael S. Tsirkin
2015-03-12 10:50 ` Frank Blaschka
2015-03-12 13:16 ` Frank Blaschka
2015-03-12 14:59 ` Alexander Graf
2015-03-12 15:22 ` Michael S. Tsirkin
2015-03-17 7:11 ` Alexander Graf
2015-03-17 12:15 ` Frank Blaschka
2015-03-12 15:18 ` Michael S. Tsirkin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150312092629.GA4471@redhat.com \
--to=mst@redhat.com \
--cc=MIHAJLOV@de.ibm.com \
--cc=agraf@suse.de \
--cc=blaschka@linux.vnet.ibm.com \
--cc=borntraeger@de.ibm.com \
--cc=cornelia.huck@de.ibm.com \
--cc=fiuczy@linux.vnet.ibm.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.