All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20150317083221.32662.81507.stgit@baseline>

diff --git a/a/1.txt b/N1/1.txt
index e7dfdea..8ffc5e1 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,4 +1,4 @@
-From a hardware SoC integration point of view, the offsets of the
+>From a hardware SoC integration point of view, the offsets of the
 Tegra AHB registers that are currently defined in tegra-ahb.c macros
 are all off by four bytes.  Similarly, the starting address of this IP
 block in our existing DT files is also off by four bytes.  Since we
@@ -10,14 +10,14 @@ will allow the offset to be removed for DT 'compatible' strings used
 in future DT files for newer Tegra chips that the kernel does not yet
 support.
 
-Signed-off-by: Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>
-Cc: Paul Walmsley <pwalmsley-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-Cc: Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
-Cc: Hiroshi DOYU <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-Cc: Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-Cc: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
-Cc: Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
-Cc: linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+Signed-off-by: Paul Walmsley <paul@pwsan.com>
+Cc: Paul Walmsley <pwalmsley@nvidia.com>
+Cc: Alexandre Courbot <gnurou@gmail.com>
+Cc: Hiroshi DOYU <hdoyu@nvidia.com>
+Cc: Russell King <linux@arm.linux.org.uk>
+Cc: Stephen Warren <swarren@wwwdotorg.org>
+Cc: Thierry Reding <thierry.reding@gmail.com>
+Cc: linux-kernel at vger.kernel.org
 ---
  drivers/amba/tegra-ahb.c |   63 +++++++++++++++++++++++-----------------------
  1 file changed, 32 insertions(+), 31 deletions(-)
diff --git a/a/content_digest b/N1/content_digest
index a3b358f..0a9cfb4 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,19 +1,11 @@
  "ref\020150317083221.32662.14647.stgit@baseline\0"
- "From\0Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>\0"
- "Subject\0[PATCH 1/3] amba: tegra-ahb: fix register offsets in the macros\0"
+ "From\0paul@pwsan.com (Paul Walmsley)\0"
+ "Subject\0[PATCHv2 1/3] amba: tegra-ahb: fix register offsets in the macros\0"
  "Date\0Tue, 17 Mar 2015 01:32:21 -0700\0"
- "To\0linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
- " linux-arm-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
- "Cc\0Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>"
-  Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
- " Hiroshi DOYU <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
- "From a hardware SoC integration point of view, the offsets of the\n"
+ ">From a hardware SoC integration point of view, the offsets of the\n"
  "Tegra AHB registers that are currently defined in tegra-ahb.c macros\n"
  "are all off by four bytes.  Similarly, the starting address of this IP\n"
  "block in our existing DT files is also off by four bytes.  Since we\n"
@@ -25,14 +17,14 @@
  "in future DT files for newer Tegra chips that the kernel does not yet\n"
  "support.\n"
  "\n"
- "Signed-off-by: Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>\n"
- "Cc: Paul Walmsley <pwalmsley-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
- "Cc: Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\n"
- "Cc: Hiroshi DOYU <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
- "Cc: Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>\n"
- "Cc: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\n"
- "Cc: Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\n"
- "Cc: linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ "Signed-off-by: Paul Walmsley <paul@pwsan.com>\n"
+ "Cc: Paul Walmsley <pwalmsley@nvidia.com>\n"
+ "Cc: Alexandre Courbot <gnurou@gmail.com>\n"
+ "Cc: Hiroshi DOYU <hdoyu@nvidia.com>\n"
+ "Cc: Russell King <linux@arm.linux.org.uk>\n"
+ "Cc: Stephen Warren <swarren@wwwdotorg.org>\n"
+ "Cc: Thierry Reding <thierry.reding@gmail.com>\n"
+ "Cc: linux-kernel at vger.kernel.org\n"
  "---\n"
  " drivers/amba/tegra-ahb.c |   63 +++++++++++++++++++++++-----------------------\n"
  " 1 file changed, 32 insertions(+), 31 deletions(-)\n"
@@ -145,4 +137,4 @@
  " \n"
   #ifdef CONFIG_TEGRA_IOMMU_SMMU
 
-0bc93ce6103834c814abc769689dc4062f4a3f7b8b3ffb279c5da8ece06c1832
+80312759eda4ad2b961dc33eb7c40829b287774c3a21f41929f94d6acfde07ec

diff --git a/a/1.txt b/N2/1.txt
index e7dfdea..61d8a67 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -1,4 +1,4 @@
-From a hardware SoC integration point of view, the offsets of the
+>From a hardware SoC integration point of view, the offsets of the
 Tegra AHB registers that are currently defined in tegra-ahb.c macros
 are all off by four bytes.  Similarly, the starting address of this IP
 block in our existing DT files is also off by four bytes.  Since we
@@ -10,14 +10,14 @@ will allow the offset to be removed for DT 'compatible' strings used
 in future DT files for newer Tegra chips that the kernel does not yet
 support.
 
-Signed-off-by: Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>
-Cc: Paul Walmsley <pwalmsley-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-Cc: Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
-Cc: Hiroshi DOYU <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-Cc: Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-Cc: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
-Cc: Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
-Cc: linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+Signed-off-by: Paul Walmsley <paul@pwsan.com>
+Cc: Paul Walmsley <pwalmsley@nvidia.com>
+Cc: Alexandre Courbot <gnurou@gmail.com>
+Cc: Hiroshi DOYU <hdoyu@nvidia.com>
+Cc: Russell King <linux@arm.linux.org.uk>
+Cc: Stephen Warren <swarren@wwwdotorg.org>
+Cc: Thierry Reding <thierry.reding@gmail.com>
+Cc: linux-kernel@vger.kernel.org
 ---
  drivers/amba/tegra-ahb.c |   63 +++++++++++++++++++++++-----------------------
  1 file changed, 32 insertions(+), 31 deletions(-)
diff --git a/a/content_digest b/N2/content_digest
index a3b358f..891c6ec 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,19 +1,19 @@
  "ref\020150317083221.32662.14647.stgit@baseline\0"
- "From\0Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>\0"
+ "From\0Paul Walmsley <paul@pwsan.com>\0"
  "Subject\0[PATCH 1/3] amba: tegra-ahb: fix register offsets in the macros\0"
  "Date\0Tue, 17 Mar 2015 01:32:21 -0700\0"
- "To\0linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
- " linux-arm-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
- "Cc\0Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>"
-  Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
- " Hiroshi DOYU <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0"
+ "To\0linux-tegra@vger.kernel.org"
+ " linux-arm-kernel@vger.kernel.org\0"
+ "Cc\0Alexandre Courbot <gnurou@gmail.com>"
+  Paul Walmsley <paul@pwsan.com>
+  Russell King <linux@arm.linux.org.uk>
+  Stephen Warren <swarren@wwwdotorg.org>
+  linux-kernel@vger.kernel.org
+  Thierry Reding <thierry.reding@gmail.com>
+ " Hiroshi DOYU <hdoyu@nvidia.com>\0"
  "\00:1\0"
  "b\0"
- "From a hardware SoC integration point of view, the offsets of the\n"
+ ">From a hardware SoC integration point of view, the offsets of the\n"
  "Tegra AHB registers that are currently defined in tegra-ahb.c macros\n"
  "are all off by four bytes.  Similarly, the starting address of this IP\n"
  "block in our existing DT files is also off by four bytes.  Since we\n"
@@ -25,14 +25,14 @@
  "in future DT files for newer Tegra chips that the kernel does not yet\n"
  "support.\n"
  "\n"
- "Signed-off-by: Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>\n"
- "Cc: Paul Walmsley <pwalmsley-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
- "Cc: Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\n"
- "Cc: Hiroshi DOYU <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
- "Cc: Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>\n"
- "Cc: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\n"
- "Cc: Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\n"
- "Cc: linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ "Signed-off-by: Paul Walmsley <paul@pwsan.com>\n"
+ "Cc: Paul Walmsley <pwalmsley@nvidia.com>\n"
+ "Cc: Alexandre Courbot <gnurou@gmail.com>\n"
+ "Cc: Hiroshi DOYU <hdoyu@nvidia.com>\n"
+ "Cc: Russell King <linux@arm.linux.org.uk>\n"
+ "Cc: Stephen Warren <swarren@wwwdotorg.org>\n"
+ "Cc: Thierry Reding <thierry.reding@gmail.com>\n"
+ "Cc: linux-kernel@vger.kernel.org\n"
  "---\n"
  " drivers/amba/tegra-ahb.c |   63 +++++++++++++++++++++++-----------------------\n"
  " 1 file changed, 32 insertions(+), 31 deletions(-)\n"
@@ -145,4 +145,4 @@
  " \n"
   #ifdef CONFIG_TEGRA_IOMMU_SMMU
 
-0bc93ce6103834c814abc769689dc4062f4a3f7b8b3ffb279c5da8ece06c1832
+b347111d1e5e4e38b9a621d847cb5af3b148fa50dac3e557c14acdff03155226

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.