From: will.deacon@arm.com (Will Deacon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCHv3 0/5] arm-cci400: PMU monitoring support on ARM64
Date: Tue, 17 Mar 2015 18:54:49 +0000 [thread overview]
Message-ID: <20150317185449.GF8399@arm.com> (raw)
In-Reply-To: <1426000735-14375-1-git-send-email-suzuki.poulose@arm.com>
On Tue, Mar 10, 2015 at 03:18:50PM +0000, Suzuki K. Poulose wrote:
> From: "Suzuki K. Poulose" <suzuki.poulose@arm.com>
>
> This series enables the PMU monitoring support for CCI400 on ARM64.
> The existing CCI400 driver code is a mix of PMU driver and the MCPM
> driver code. The MCPM driver is only used on ARM(32) and contains
> arm32 assembly and hence can't be built on ARM64. This patch splits
> the code to
>
> - ARM_CCI400_PORT_CTRL driver - depends on ARM && V7
> - ARM_CCI400_PMU driver
If you repost this with acks added and my feedback addressed, then I'm
happy to put together a branch for arm-soc along with your other CCI PMU
fix for event validation.
Will
WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will.deacon@arm.com>
To: "Suzuki K. Poulose" <suzuki.poulose@arm.com>
Cc: "linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
Nicolas Pitre <nico@linaro.org>,
Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>,
Kukjin Kim <kgene@kernel.org>,
Abhilash Kesavan <a.kesavan@samsung.com>,
Arnd Bergmann <arnd@arndb.de>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
Liviu Dudau <Liviu.Dudau@arm.com>,
Lorenzo Pieralisi <Lorenzo.Pieralisi@arm.com>,
Olof Johansson <olof@lixom.net>, Pawel Moll <Pawel.Moll@arm.com>,
Punit Agrawal <Punit.Agrawal@arm.com>,
Sudeep Holla <Sudeep.Holla@arm.com>,
Catalin Marinas <Catalin.Marinas@arm.com>
Subject: Re: [PATCHv3 0/5] arm-cci400: PMU monitoring support on ARM64
Date: Tue, 17 Mar 2015 18:54:49 +0000 [thread overview]
Message-ID: <20150317185449.GF8399@arm.com> (raw)
In-Reply-To: <1426000735-14375-1-git-send-email-suzuki.poulose@arm.com>
On Tue, Mar 10, 2015 at 03:18:50PM +0000, Suzuki K. Poulose wrote:
> From: "Suzuki K. Poulose" <suzuki.poulose@arm.com>
>
> This series enables the PMU monitoring support for CCI400 on ARM64.
> The existing CCI400 driver code is a mix of PMU driver and the MCPM
> driver code. The MCPM driver is only used on ARM(32) and contains
> arm32 assembly and hence can't be built on ARM64. This patch splits
> the code to
>
> - ARM_CCI400_PORT_CTRL driver - depends on ARM && V7
> - ARM_CCI400_PMU driver
If you repost this with acks added and my feedback addressed, then I'm
happy to put together a branch for arm-soc along with your other CCI PMU
fix for event validation.
Will
next prev parent reply other threads:[~2015-03-17 18:54 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-10 15:18 [PATCHv3 0/5] arm-cci400: PMU monitoring support on ARM64 Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-10 15:18 ` [PATCH 1/5] arm-cci: Rearrange code for splitting PMU vs driver code Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-10 15:18 ` [PATCH 2/5] arm-cci: Abstract the CCI400 PMU speicific definitions Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-17 18:49 ` Will Deacon
2015-03-17 18:49 ` Will Deacon
2015-03-17 18:49 ` Will Deacon
2015-03-10 15:18 ` [PATCH 3/5] arm-cci: Get rid of secure transactions for PMU driver Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-17 9:51 ` [UPDATED] " Suzuki K. Poulose
2015-03-17 9:51 ` Suzuki K. Poulose
2015-03-19 17:25 ` Mark Rutland
2015-03-19 17:25 ` Mark Rutland
2015-03-19 17:32 ` Mark Rutland
2015-03-19 17:32 ` Mark Rutland
2015-03-19 17:32 ` Mark Rutland
2015-03-19 17:38 ` Sudeep Holla
2015-03-19 17:38 ` Sudeep Holla
2015-03-19 17:52 ` Suzuki K. Poulose
2015-03-19 17:52 ` Suzuki K. Poulose
2015-03-19 17:54 ` Mark Rutland
2015-03-19 17:54 ` Mark Rutland
2015-03-19 17:54 ` Mark Rutland
2015-03-10 15:18 ` [PATCH 4/5] arm-cci: Split the code for PMU vs driver support Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-10 16:24 ` Sudeep Holla
2015-03-10 16:24 ` Sudeep Holla
2015-03-10 16:24 ` Sudeep Holla
2015-03-10 15:18 ` [PATCH 5/5] arm-cci: Fix CCI PMU event validation Suzuki K. Poulose
2015-03-10 15:18 ` Suzuki K. Poulose
2015-03-17 18:52 ` Will Deacon
2015-03-17 18:52 ` Will Deacon
2015-03-17 18:52 ` Will Deacon
2015-03-10 16:09 ` [PATCHv3 0/5] arm-cci400: PMU monitoring support on ARM64 Nicolas Pitre
2015-03-10 16:09 ` Nicolas Pitre
2015-03-10 16:09 ` Nicolas Pitre
2015-03-10 16:11 ` Suzuki K. Poulose
2015-03-10 16:11 ` Suzuki K. Poulose
2015-03-10 16:21 ` Sudeep Holla
2015-03-10 16:21 ` Sudeep Holla
2015-03-10 16:24 ` Suzuki K. Poulose
2015-03-10 16:24 ` Suzuki K. Poulose
2015-03-11 11:40 ` Punit Agrawal
2015-03-11 11:40 ` Punit Agrawal
2015-03-11 11:40 ` Punit Agrawal
2015-03-17 18:54 ` Will Deacon [this message]
2015-03-17 18:54 ` Will Deacon
2015-03-18 10:09 ` Suzuki K. Poulose
2015-03-18 10:09 ` Suzuki K. Poulose
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150317185449.GF8399@arm.com \
--to=will.deacon@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.