From mboxrd@z Thu Jan 1 00:00:00 1970 Date: Thu, 16 Apr 2015 18:56:00 +0200 From: Gilles Chanteperdrix Message-ID: <20150416165600.GI1589@hermes.click-hack.org> References: <1429171505-5598-1-git-send-email-kinsamanka@gmail.com> <20150416131956.GC1589@hermes.click-hack.org> <20150416161629.GF1589@hermes.click-hack.org> <552FE54F.6090606@siemens.com> <20150416164310.GH1589@hermes.click-hack.org> <552FE904.50804@siemens.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <552FE904.50804@siemens.com> Subject: Re: [Xenomai] [PATCH] Add support for SUNXI boards List-Id: Discussions about the Xenomai project List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Jan Kiszka Cc: GP Orcullo , "xenomai@xenomai.org" On Thu, Apr 16, 2015 at 06:53:24PM +0200, Jan Kiszka wrote: > On 2015-04-16 18:43, Gilles Chanteperdrix wrote: > > On Thu, Apr 16, 2015 at 06:37:35PM +0200, Jan Kiszka wrote: > >> On 2015-04-16 18:16, Gilles Chanteperdrix wrote: > >>> On Fri, Apr 17, 2015 at 12:04:22AM +0800, GP Orcullo wrote: > >>>> On Thu, Apr 16, 2015 at 9:19 PM, Gilles Chanteperdrix > >>>> wrote: > >>>>> On Thu, Apr 16, 2015 at 04:05:05PM +0800, GP Orcullo wrote: > >>>>>> Tested on a Cubieboard2 with v3.16.7-ckt9 kernel. > >>>>> > >>>>> Does not sunxi have GPIO ? > >>>>> > >>>>> -- > >>>>> Gilles. > >>>> > >>>> There's no GPIO driver in the mainline kernel. The original sunxi > >>>> kernel has incomplete support for GPIOs. > >>> > >>> Ok, what about timer and tsc? Basically, you should run through the > >>> ARM porting guide and check every modification to be made. And if > >>> you have done so, the commit message should mention it. > >> > >> sunxi is pretty generic ARMv7-class in that regard, but double-checking > >> is surely better. > > > > armv7 does not mean a particular timer. Cortex A9 or cortex A15 do, > > but different ones, and Cortex A8 does not for instance. The > > processor we are talking about is probably not a cortex A9 since on > > I-pipe, there is no timer or tsc defined on A9 when booting in UP > > mode (and GP Orcullo is booting in UP mode). So my question is not > > about "double-checking", it is rather the first check. > > The A20 is a dual-core Cortex A7. Strange that GP Orcullo is not running the kernel in SMP mode then. The question still stands, what does this processor/core use as timer/tsc? -- Gilles.