From: Peng Fan <b51431@freescale.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 6/8] imx: mx6qp: Enable PRG clock for IPU
Date: Wed, 10 Jun 2015 18:04:21 +0800 [thread overview]
Message-ID: <20150610100420.GD26860@shlinux2> (raw)
In-Reply-To: <55780234.9090303@denx.de>
On Wed, Jun 10, 2015 at 11:24:04AM +0200, Stefano Babic wrote:
>On 10/06/2015 10:06, Peng Fan wrote:
>> From: "Ye.Li" <B37916@freescale.com>
>>
>> The i.MX6QP has a PRG module, need to enable its clock for using
>> IPU.
>>
>> Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
>> Signed-off-by: Brown Oliver <B37094@freescale.com>
>> Signed-off-by: Ye.Li <B37916@freescale.com>
>> ---
>> arch/arm/cpu/armv7/mx6/clock.c | 6 ++++++
>> 1 file changed, 6 insertions(+)
>>
>> diff --git a/arch/arm/cpu/armv7/mx6/clock.c b/arch/arm/cpu/armv7/mx6/clock.c
>> index 36cd5a8..ae1b4cc 100644
>> --- a/arch/arm/cpu/armv7/mx6/clock.c
>> +++ b/arch/arm/cpu/armv7/mx6/clock.c
>> @@ -861,6 +861,12 @@ void enable_ipu_clock(void)
>> reg = readl(&mxc_ccm->CCGR3);
>> reg |= MXC_CCM_CCGR3_IPU1_IPU_MASK;
>> writel(reg, &mxc_ccm->CCGR3);
>> +
>> +#ifdef CONFIG_MX6QP
>> + reg = readl(&mxc_ccm->CCGR6);
>> + reg |= MXC_CCM_CCGR6_PRG_CLK0_MASK;
>> + writel(reg, &mxc_ccm->CCGR6);
>
>This is easy to replace with runtime detection.
Will fix in v2.
>
>> +#endif
>> }
>> #endif
>> /***************************************************/
>>
>
>Best regards,
>Stefano Babic
>
>--
>=====================================================================
>DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
>HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
>Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
>=====================================================================
Regards,
Peng
--
next prev parent reply other threads:[~2015-06-10 10:04 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-06-10 8:06 [U-Boot] [PATCH 1/8] imx: mx6 cast return type of is_soc_rev to int Peng Fan
2015-06-10 8:06 ` [U-Boot] [PATCH 2/8] imx: mx6: Add MX6DQP CPU rev type Peng Fan
2015-06-10 9:19 ` Stefano Babic
2015-06-10 10:01 ` Peng Fan
2015-06-10 10:09 ` Stefano Babic
2015-06-10 8:06 ` [U-Boot] [PATCH 3/8] imx: mx6: L2cache: Enable the double line fill for i.MX6DQP Peng Fan
2015-06-10 8:06 ` [U-Boot] [PATCH 4/8] imx: mx6: ccm: Change the clock settings for i.MX6QP Peng Fan
2015-06-10 9:23 ` Stefano Babic
2015-06-10 10:03 ` Peng Fan
2015-06-10 8:06 ` [U-Boot] [PATCH 5/8] imx: mx6: hab : Remove the cache issue workaroud in hab " Peng Fan
2015-06-10 8:06 ` [U-Boot] [PATCH 6/8] imx: mx6qp: Enable PRG clock for IPU Peng Fan
2015-06-10 9:24 ` Stefano Babic
2015-06-10 10:04 ` Peng Fan [this message]
2015-06-10 8:06 ` [U-Boot] [PATCH 7/8] imx: mx6qpsabreauto: Add MX6QP SABREAUTO CPU3 board support Peng Fan
2015-06-10 9:40 ` Stefano Babic
2015-06-10 10:17 ` Peng Fan
2015-06-10 8:06 ` [U-Boot] [PATCH 8/8] imx: mx6qp: Adjust AQos settings for peripherals Peng Fan
2015-06-10 9:44 ` Stefano Babic
2015-06-10 10:18 ` Peng Fan
2015-06-10 8:20 ` [U-Boot] [PATCH 1/8] imx: mx6 cast return type of is_soc_rev to int Stefano Babic
2015-06-10 8:42 ` Peng Fan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150610100420.GD26860@shlinux2 \
--to=b51431@freescale.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.