From mboxrd@z Thu Jan 1 00:00:00 1970 From: Sergey Senozhatsky Subject: Re: [Intel-gfx] [-next] WARNING at i915_gem_track_fb Date: Wed, 15 Jul 2015 20:12:52 +0900 Message-ID: <20150715111252.GA3998@swordfish> References: <20150713125139.GA562@swordfish> <20150713143549.GM3736@phenom.ffwll.local> <20150713144415.GA27052@swordfish> <20150713150506.GW3736@phenom.ffwll.local> <20150714113950.GA389@swordfish> <20150714124425.GZ3736@phenom.ffwll.local> <20150714134142.GA556@swordfish> <20150714151156.GC3736@phenom.ffwll.local> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline In-Reply-To: <20150714151156.GC3736@phenom.ffwll.local> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Daniel Vetter Cc: Sergey Senozhatsky , intel-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org List-Id: dri-devel@lists.freedesktop.org T24gKDA3LzE0LzE1IDE3OjExKSwgRGFuaWVsIFZldHRlciB3cm90ZToKPiBIYXZlIHlvdSBmb3J3 YXJkZWQgdG8gYSBtb3JlIHJlY2VudCAtbmlnaHRseT8gSSBqdXN0IG1lcmdlZCBhIHBhdGNoIHdo aWNoCj4gbWlnaHQgaGF2ZSBmaXhlZCB0aGlzIC4uLgo+IAoKSGVsbG8sCnllcCwgSSB1c2UgdGhl IG1vc3QgcmVjZW50IC1uZXh0IHVzdWFsbHkgKHVwZGF0ZSBpdCBldmVyeWRheSksCndoZW4gaXQg Ym9vdHMuIEkgY2FuJ3QgcmVwcm9kdWNlIHRoZSBwcm9ibGVtIHNvIGZhciwgaG9wZWZ1bGx5CnRo ZSBjb21taXQgeW91IG1lbnRpb25lZCBhYm92ZSBkb2VzIGZpeCBpdC4gSSdsbCBrZWVwIGFueSBl eWUKYW5kIHJlcG9ydCBiYWNrIGlmIGl0IHdpbGwgcmV0dXJuLiBUaGFua3MuCgoJLXNzCgo+ID4g Cj4gPiBzb21ldGltZXMgYHhzZXQgZHBtcyBmb3JjZSBvZmYnIGp1c3QgdHVybnMgb2ZmIHRoZSBw YW5lbCBmb3IgYSBzZWNvbmQsCj4gPiBzb21ldGltZXMgLS0gdW50aWwgSSBnZW5lcmF0ZSBhIGB3 YWtldXAnIGV2ZW50IChrZXkgcHJlc3MsIGV0Yy4pCj4gPiBwYXJ0IG9mIGRtZXNnIChubyBXQVJO SU5HIHlldCkKPiA+IAo+ID4gWyAgMjUzLjY5OTIxNV0gW2RybTpjaGVja19lbmNvZGVyX3N0YXRl XSBbRU5DT0RFUjozMjpEQUMtMzJdCj4gPiBbICAyNTMuNjk5MjE3XSBbZHJtOmNoZWNrX2VuY29k ZXJfc3RhdGVdIFtFTkNPREVSOjMzOlRNRFMtMzNdCj4gPiBbICAyNTMuNjk5MjE5XSBbZHJtOmNo ZWNrX2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjQxOlRNRFMtNDFdCj4gPiBbICAyNTMuNjk5MjIx XSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjIxXQo+ID4gWyAgMjUzLjY5OTIyNV0gW2Ry bTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyNV0KPiA+IFsgIDI1My42OTkyMjZdIFtkcm06Y2hl Y2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjldCj4gPiBbICAyNTMuNjk5MjI4XSBbZHJtOmNoZWNrX3No YXJlZF9kcGxsX3N0YXRlXSBXUlBMTCAxCj4gPiBbICAyNTMuNjk5MjMwXSBbZHJtOmNoZWNrX3No YXJlZF9kcGxsX3N0YXRlXSBXUlBMTCAyCj4gPiBbICAyNTMuNjk5MjcwXSBbZHJtOmludGVsX2Jh Y2tsaWdodF9kZXZpY2VfdXBkYXRlX3N0YXR1c10gdXBkYXRpbmcgaW50ZWxfYmFja2xpZ2h0LCBi cmlnaHRuZXNzPTAvOTc2Cj4gPiBbICAyNTYuNjEyMjg4XSBbZHJtOmRybV9tb2RlX3NldGNydGNd IFtDUlRDOjIxXQo+ID4gWyAgMjU2LjYxMjI5OV0gW2RybTpkcm1fbW9kZV9zZXRjcnRjXSBbQ09O TkVDVE9SOjM0OmVEUC0xXQo+ID4gWyAgMjU2LjYxMjMwMl0gW2RybTppbnRlbF9jcnRjX3NldF9j b25maWddIFtDUlRDOjIxXSBbRkI6NDVdICNjb25uZWN0b3JzPTEgKHggeSkgKDAgMCkKPiA+IFsg IDI1Ni42MTIzMDhdIFtkcm06aW50ZWxfbW9kZXNldF9zdGFnZV9vdXRwdXRfc3RhdGVdIFtDT05O RUNUT1I6MzQ6ZURQLTFdIHRvIFtDUlRDOjIxXQo+ID4gWyAgMjU2LjYxMjMxN10gW2RybTpjb25u ZWN0ZWRfc2lua19jb21wdXRlX2JwcF0gW0NPTk5FQ1RPUjozNDplRFAtMV0gY2hlY2tpbmcgZm9y IHNpbmsgYnBwIGNvbnN0cmFpbnMKPiA+IFsgIDI1Ni42MTIzMThdIFtkcm06Y29ubmVjdGVkX3Np bmtfY29tcHV0ZV9icHBdIGNsYW1waW5nIGRpc3BsYXkgYnBwICh3YXMgMzYpIHRvIEVESUQgcmVw b3J0ZWQgbWF4IG9mIDE4Cj4gPiBbICAyNTYuNjEyMzIyXSBbZHJtOmludGVsX2RwX2NvbXB1dGVf Y29uZmlnXSBEUCBsaW5rIGNvbXB1dGF0aW9uIHdpdGggbWF4IGxhbmUgY291bnQgMiBtYXggYncg MjcwMDAwIHBpeGVsIGNsb2NrIDE0MzAwMEtIego+ID4gWyAgMjU2LjYxMjMyNF0gW2RybTppbnRl bF9kcF9jb21wdXRlX2NvbmZpZ10gRFAgbGluayBidyAwYSBsYW5lIGNvdW50IDIgY2xvY2sgMjcw MDAwIGJwcCAxOAo+ID4gWyAgMjU2LjYxMjMyNl0gW2RybTppbnRlbF9kcF9jb21wdXRlX2NvbmZp Z10gRFAgbGluayBidyByZXF1aXJlZCAyNTc0MDAgYXZhaWxhYmxlIDQzMjAwMAo+ID4gWyAgMjU2 LjYxMjMyOF0gW2RybTppbnRlbF9tb2Rlc2V0X3BpcGVfY29uZmlnXSBwbGFuZSBicHA6IDM2LCBw aXBlIGJwcDogMTgsIGRpdGhlcmluZzogMQo+ID4gWyAgMjU2LjYxMjMzMV0gW2RybTppbnRlbF9k dW1wX3BpcGVfY29uZmlnXSBbQ1JUQzoyMV1bbW9kZXNldF0gY29uZmlnIGZmZmY4ODAwYzY2ODM0 MDAgZm9yIHBpcGUgQQo+ID4gWyAgMjU2LjYxMjMzMl0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29u ZmlnXSBjcHVfdHJhbnNjb2RlcjogRAo+ID4gWyAgMjU2LjYxMjMzM10gW2RybTppbnRlbF9kdW1w X3BpcGVfY29uZmlnXSBwaXBlIGJwcDogMTgsIGRpdGhlcmluZzogMQo+ID4gWyAgMjU2LjYxMjMz NV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBmZGkvcGNoOiAwLCBsYW5lczogMCwgZ21j aF9tOiAwLCBnbWNoX246IDAsIGxpbmtfbTogMCwgbGlua19uOiAwLCB0dTogMAo+ID4gWyAgMjU2 LjYxMjMzN10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBkcDogMSwgZ21jaF9tOiA0OTk4 MjEyLCBnbWNoX246IDgzODg2MDgsIGxpbmtfbTogMjc3Njc4LCBsaW5rX246IDUyNDI4OCwgdHU6 IDY0Cj4gPiBbICAyNTYuNjEyMzM5XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGRwOiAx LCBnbWNoX20yOiAwLCBnbWNoX24yOiAwLCBsaW5rX20yOiAwLCBsaW5rX24yOiAwLCB0dTI6IDAK PiA+IFsgIDI1Ni42MTIzNDBdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gYXVkaW86IDAs IGluZm9mcmFtZXM6IDAKPiA+IFsgIDI1Ni42MTIzNDJdIFtkcm06aW50ZWxfZHVtcF9waXBlX2Nv bmZpZ10gcmVxdWVzdGVkIG1vZGU6Cj4gPiBbICAyNTYuNjEyMzQ0XSBbZHJtOmRybV9tb2RlX2Rl YnVnX3ByaW50bW9kZWxpbmVdIE1vZGVsaW5lIDA6IjE5MjB4MTA4MCIgNjAgMTQzMDAwIDE5MjAg MTk2OCAyMDAwIDIwODAgMTA4MCAxMDgyIDEwODcgMTE0NCAweDAgMHhhCj4gPiBbICAyNTYuNjEy MzQ2XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGFkanVzdGVkIG1vZGU6Cj4gPiBbICAy NTYuNjEyMzQ4XSBbZHJtOmRybV9tb2RlX2RlYnVnX3ByaW50bW9kZWxpbmVdIE1vZGVsaW5lIDA6 IjE5MjB4MTA4MCIgNjAgMTQzMDAwIDE5MjAgMTk2OCAyMDAwIDIwODAgMTA4MCAxMDgyIDEwODcg MTE0NCAweDQ4IDB4YQo+ID4gWyAgMjU2LjYxMjM1MF0gW2RybTppbnRlbF9kdW1wX2NydGNfdGlt aW5nc10gY3J0YyB0aW1pbmdzOiAxNDMwMDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEwODIg MTA4NyAxMTQ0LCB0eXBlOiAweDQ4IGZsYWdzOiAweGEKPiA+IFsgIDI1Ni42MTIzNTFdIFtkcm06 aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcG9ydCBjbG9jazogMjcwMDAwCj4gPiBbICAyNTYuNjEy MzUzXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHBpcGUgc3JjIHNpemU6IDE5MjB4MTA4 MAo+ID4gWyAgMjU2LjYxMjM1NF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBudW1fc2Nh bGVyczogMCwgc2NhbGVyX3VzZXJzOiAweDAsIHNjYWxlcl9pZDogMAo+ID4gWyAgMjU2LjYxMjM1 Nl0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBnbWNoIHBmaXQ6IGNvbnRyb2w6IDB4MDAw MDAwMDAsIHJhdGlvczogMHgwMDAwMDAwMCwgbHZkcyBib3JkZXI6IDB4MDAwMDAwMDAKPiA+IFsg IDI1Ni42MTIzNThdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGNoIHBmaXQ6IHBvczog MHgwMDAwMDAwMCwgc2l6ZTogMHgwMDAwMDAwMCwgZGlzYWJsZWQKPiA+IFsgIDI1Ni42MTIzNTld IFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gaXBzOiAwCj4gPiBbICAyNTYuNjEyMzYwXSBb ZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGRvdWJsZSB3aWRlOiAwCj4gPiBbICAyNTYuNjEy MzYyXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGRkaV9wbGxfc2VsOiA1MzY4NzA5MTI7 IGRwbGxfaHdfc3RhdGU6IHdycGxsOiAweDAKPiA+IFsgIDI1Ni42MTIzNjNdIFtkcm06aW50ZWxf ZHVtcF9waXBlX2NvbmZpZ10gcGxhbmVzIG9uIHRoaXMgY3J0Ywo+ID4gWyAgMjU2LjYxMjM2NV0g W2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBTVEFOREFSRCBQTEFORToxOCBwbGFuZTogMC4w IGlkeDogMCBlbmFibGVkCj4gPiBbICAyNTYuNjEyMzY3XSBbZHJtOmludGVsX2R1bXBfcGlwZV9j b25maWddIAlGQjo0NSwgZmIgPSAxOTIweDEwODAgZm9ybWF0ID0gMHgzNDMyNTI1OAo+ID4gWyAg MjU2LjYxMjM2OV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSAJc2NhbGVyOjAgc3JjICgw LCAwKSAweDAgZHN0ICgwLCAwKSAweDAKPiA+IFsgIDI1Ni42MTIzNzFdIFtkcm06aW50ZWxfZHVt cF9waXBlX2NvbmZpZ10gQ1VSU09SIFBMQU5FOjIwIHBsYW5lOiAwLjEgaWR4OiAxIGRpc2FibGVk LCBzY2FsZXJfaWQgPSAwCj4gPiBbICAyNTYuNjEyMzcyXSBbZHJtOmludGVsX2R1bXBfcGlwZV9j b25maWddIFNUQU5EQVJEIFBMQU5FOjIyIHBsYW5lOiAwLjEgaWR4OiAyIGRpc2FibGVkLCBzY2Fs ZXJfaWQgPSAwCj4gPiBbICAyNTYuNjEyNDI1XSBbZHJtOmVkcF9wYW5lbF9vbl0gVHVybiBlRFAg cG9ydCBBIHBhbmVsIHBvd2VyIG9uCj4gPiBbICAyNTYuNjEyNDI5XSBbZHJtOndhaXRfcGFuZWxf cG93ZXJfY3ljbGVdIFdhaXQgZm9yIHBhbmVsIHBvd2VyIGN5Y2xlCj4gPiBbICAyNTYuNjEyNDMz XSBbZHJtOndhaXRfcGFuZWxfc3RhdHVzXSBtYXNrIGI4MDAwMDBmIHZhbHVlIDAwMDAwMDAwIHN0 YXR1cyAwMDAwMDAwMCBjb250cm9sIGFiY2QwMDAwCj4gPiBbICAyNTYuNjEyNDM2XSBbZHJtOndh aXRfcGFuZWxfc3RhdHVzXSBXYWl0IGNvbXBsZXRlCj4gPiBbICAyNTYuNjEyNDQxXSBbZHJtOndh aXRfcGFuZWxfb25dIFdhaXQgZm9yIHBhbmVsIHBvd2VyIG9uCj4gPiBbICAyNTYuNjEyNDQ1XSBb ZHJtOndhaXRfcGFuZWxfc3RhdHVzXSBtYXNrIGIwMDAwMDBmIHZhbHVlIDgwMDAwMDA4IHN0YXR1 cyAwMDAwMDAwYSBjb250cm9sIGFiY2QwMDAzCj4gPiBbICAyNTYuODIwMTcwXSBbZHJtOndhaXRf cGFuZWxfc3RhdHVzXSBXYWl0IGNvbXBsZXRlCj4gPiBbICAyNTYuODIwMTg4XSBbZHJtOmVkcF9w YW5lbF92ZGRfb25dIFR1cm5pbmcgZURQIHBvcnQgQSBWREQgb24KPiA+IFsgIDI1Ni44MjAxOThd IFtkcm06ZWRwX3BhbmVsX3ZkZF9vbl0gUFBfU1RBVFVTOiAweDgwMDAwMDA4IFBQX0NPTlRST0w6 IDB4YWJjZDAwMGIKPiA+IFsgIDI1Ni44MjEzNzhdIFtkcm06aW50ZWxfZHBfc2V0X3NpZ25hbF9s ZXZlbHNdIFVzaW5nIHNpZ25hbCBsZXZlbHMgMDAwMDAwMDAKPiA+IFsgIDI1Ni44MjEzODFdIFtk cm06aW50ZWxfZHBfc2V0X3NpZ25hbF9sZXZlbHNdIFVzaW5nIHZzd2luZyBsZXZlbCAwCj4gPiBb ICAyNTYuODIxMzgyXSBbZHJtOmludGVsX2RwX3NldF9zaWduYWxfbGV2ZWxzXSBVc2luZyBwcmUt ZW1waGFzaXMgbGV2ZWwgMAo+ID4gWyAgMjU2LjgyMjA3OF0gW2RybTppbnRlbF9kcF9zdGFydF9s aW5rX3RyYWluXSBjbG9jayByZWNvdmVyeSBPSwo+ID4gWyAgMjU2LjgyMzA3OF0gW2RybTppbnRl bF9kcF9jb21wbGV0ZV9saW5rX3RyYWluXSBDaGFubmVsIEVRIGRvbmUuIERQIFRyYWluaW5nIHN1 Y2Nlc3NmdWwKPiA+IFsgIDI1Ni44MjMxOTNdIFtkcm06aW50ZWxfZW5hYmxlX3BpcGVdIGVuYWJs aW5nIHBpcGUgQQo+ID4gWyAgMjU2LjgyMzM3M10gW2RybTppbnRlbF9lZHBfYmFja2xpZ2h0X29u XSAKPiA+IFsgIDI1Ni44MjMzNzZdIFtkcm06aW50ZWxfcGFuZWxfZW5hYmxlX2JhY2tsaWdodF0g cGlwZSBBCj4gPiBbICAyNTYuODIzMzgyXSBbZHJtOmludGVsX3BhbmVsX2FjdHVhbGx5X3NldF9i YWNrbGlnaHRdIHNldCBiYWNrbGlnaHQgUFdNID0gOTc2Cj4gPiBbICAyNTYuOTAyOTUyXSBbZHJt OmludGVsX3Bzcl9lbmFibGVdIFBTUiBub3Qgc3VwcG9ydGVkIGJ5IHRoaXMgcGFuZWwKPiA+IFsg IDI1Ni45MDI5NTddIFtkcm06aW50ZWxfZWRwX2RycnNfZW5hYmxlXSBQYW5lbCBkb2Vzbid0IHN1 cHBvcnQgRFJSUwo+ID4gWyAgMjU2LjkwNjY2NF0gW2RybTppbnRlbF9jb25uZWN0b3JfY2hlY2tf c3RhdGVdIFtDT05ORUNUT1I6MzQ6ZURQLTFdCj4gPiBbICAyNTYuOTA2NjcyXSBbZHJtOmNoZWNr X2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjMyOkRBQy0zMl0KPiA+IFsgIDI1Ni45MDY2NzVdIFtk cm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6MzM6VE1EUy0zM10KPiA+IFsgIDI1Ni45 MDY2NzhdIFtkcm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6NDE6VE1EUy00MV0KPiA+ IFsgIDI1Ni45MDY2ODFdIFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjFdCj4gPiBbICAy NTYuOTA2Njk0XSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjI1XQo+ID4gWyAgMjU2Ljkw NjY5Nl0gW2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyOV0KPiA+IFsgIDI1Ni45MDY2OTld IFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxfc3RhdGVdIFdSUExMIDEKPiA+IFsgIDI1Ni45MDY3MDFd IFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxfc3RhdGVdIFdSUExMIDIKPiA+IFsgIDI1Ni45MDc1MjZd IFtkcm06aW50ZWxfYmFja2xpZ2h0X2RldmljZV91cGRhdGVfc3RhdHVzXSB1cGRhdGluZyBpbnRl bF9iYWNrbGlnaHQsIGJyaWdodG5lc3M9NDgvOTc2Cj4gPiBbICAyNTYuOTA3NTMwXSBbZHJtOmlu dGVsX3BhbmVsX2FjdHVhbGx5X3NldF9iYWNrbGlnaHRdIHNldCBiYWNrbGlnaHQgUFdNID0gNjYK PiA+IFsgIDI1OS44MzI3NTVdIFtkcm06ZWRwX3BhbmVsX3ZkZF9vZmZfc3luY10gVHVybmluZyBl RFAgcG9ydCBBIFZERCBvZmYKPiA+IFsgIDI1OS44MzI3NjZdIFtkcm06ZWRwX3BhbmVsX3ZkZF9v ZmZfc3luY10gUFBfU1RBVFVTOiAweDgwMDAwMDA4IFBQX0NPTlRST0w6IDB4YWJjZDAwMDcKPiA+ IFsgIDMxOS45MDU3NzBdIFtkcm06Y29ubmVjdGVkX3NpbmtfY29tcHV0ZV9icHBdIFtDT05ORUNU T1I6MzQ6ZURQLTFdIGNoZWNraW5nIGZvciBzaW5rIGJwcCBjb25zdHJhaW5zCj4gPiBbICAzMTku OTA1Nzc0XSBbZHJtOmNvbm5lY3RlZF9zaW5rX2NvbXB1dGVfYnBwXSBjbGFtcGluZyBkaXNwbGF5 IGJwcCAod2FzIDM2KSB0byBFRElEIHJlcG9ydGVkIG1heCBvZiAxOAo+ID4gWyAgMzE5LjkwNTc3 OV0gW2RybTppbnRlbF9kcF9jb21wdXRlX2NvbmZpZ10gRFAgbGluayBjb21wdXRhdGlvbiB3aXRo IG1heCBsYW5lIGNvdW50IDIgbWF4IGJ3IDI3MDAwMCBwaXhlbCBjbG9jayAxNDMwMDBLSHoKPiA+ IFsgIDMxOS45MDU3ODFdIFtkcm06aW50ZWxfZHBfY29tcHV0ZV9jb25maWddIERQIGxpbmsgYncg MGEgbGFuZSBjb3VudCAyIGNsb2NrIDI3MDAwMCBicHAgMTgKPiA+IFsgIDMxOS45MDU3ODNdIFtk cm06aW50ZWxfZHBfY29tcHV0ZV9jb25maWddIERQIGxpbmsgYncgcmVxdWlyZWQgMjU3NDAwIGF2 YWlsYWJsZSA0MzIwMDAKPiA+IFsgIDMxOS45MDU3ODVdIFtkcm06aW50ZWxfbW9kZXNldF9waXBl X2NvbmZpZ10gcGxhbmUgYnBwOiAzNiwgcGlwZSBicHA6IDE4LCBkaXRoZXJpbmc6IDEKPiA+IFsg IDMxOS45MDU3ODhdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gW0NSVEM6MjFdW21vZGVz ZXRdIGNvbmZpZyBmZmZmODgwNDE3MTllYzAwIGZvciBwaXBlIEEKPiA+IFsgIDMxOS45MDU3ODld IFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gY3B1X3RyYW5zY29kZXI6IEQKPiA+IFsgIDMx OS45MDU3OTBdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGlwZSBicHA6IDE4LCBkaXRo ZXJpbmc6IDEKPiA+IFsgIDMxOS45MDU3OTJdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10g ZmRpL3BjaDogMCwgbGFuZXM6IDAsIGdtY2hfbTogMCwgZ21jaF9uOiAwLCBsaW5rX206IDAsIGxp bmtfbjogMCwgdHU6IDAKPiA+IFsgIDMxOS45MDU3OTRdIFtkcm06aW50ZWxfZHVtcF9waXBlX2Nv bmZpZ10gZHA6IDEsIGdtY2hfbTogNDk5ODIxMiwgZ21jaF9uOiA4Mzg4NjA4LCBsaW5rX206IDI3 NzY3OCwgbGlua19uOiA1MjQyODgsIHR1OiA2NAo+ID4gWyAgMzE5LjkwNTc5Nl0gW2RybTppbnRl bF9kdW1wX3BpcGVfY29uZmlnXSBkcDogMSwgZ21jaF9tMjogMCwgZ21jaF9uMjogMCwgbGlua19t MjogMCwgbGlua19uMjogMCwgdHUyOiAwCj4gPiBbICAzMTkuOTA1Nzk3XSBbZHJtOmludGVsX2R1 bXBfcGlwZV9jb25maWddIGF1ZGlvOiAwLCBpbmZvZnJhbWVzOiAwCj4gPiBbICAzMTkuOTA1Nzk4 XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHJlcXVlc3RlZCBtb2RlOgo+ID4gWyAgMzE5 LjkwNTgwMV0gW2RybTpkcm1fbW9kZV9kZWJ1Z19wcmludG1vZGVsaW5lXSBNb2RlbGluZSAwOiIx OTIweDEwODAiIDYwIDE0MzAwMCAxOTIwIDE5NjggMjAwMCAyMDgwIDEwODAgMTA4MiAxMDg3IDEx NDQgMHgwIDB4YQo+ID4gWyAgMzE5LjkwNTgwMl0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmln XSBhZGp1c3RlZCBtb2RlOgo+ID4gWyAgMzE5LjkwNTgwNV0gW2RybTpkcm1fbW9kZV9kZWJ1Z19w cmludG1vZGVsaW5lXSBNb2RlbGluZSAwOiIxOTIweDEwODAiIDYwIDE0MzAwMCAxOTIwIDE5Njgg MjAwMCAyMDgwIDEwODAgMTA4MiAxMDg3IDExNDQgMHg0OCAweGEKPiA+IFsgIDMxOS45MDU4MDdd IFtkcm06aW50ZWxfZHVtcF9jcnRjX3RpbWluZ3NdIGNydGMgdGltaW5nczogMTQzMDAwIDE5MjAg MTk2OCAyMDAwIDIwODAgMTA4MCAxMDgyIDEwODcgMTE0NCwgdHlwZTogMHg0OCBmbGFnczogMHhh Cj4gPiBbICAzMTkuOTA1ODA4XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHBvcnQgY2xv Y2s6IDI3MDAwMAo+ID4gWyAgMzE5LjkwNTgxMF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmln XSBwaXBlIHNyYyBzaXplOiAxOTIweDEwODAKPiA+IFsgIDMxOS45MDU4MTFdIFtkcm06aW50ZWxf ZHVtcF9waXBlX2NvbmZpZ10gbnVtX3NjYWxlcnM6IDAsIHNjYWxlcl91c2VyczogMHgwLCBzY2Fs ZXJfaWQ6IDAKPiA+IFsgIDMxOS45MDU4MTNdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10g Z21jaCBwZml0OiBjb250cm9sOiAweDAwMDAwMDAwLCByYXRpb3M6IDB4MDAwMDAwMDAsIGx2ZHMg Ym9yZGVyOiAweDAwMDAwMDAwCj4gPiBbICAzMTkuOTA1ODE1XSBbZHJtOmludGVsX2R1bXBfcGlw ZV9jb25maWddIHBjaCBwZml0OiBwb3M6IDB4MDAwMDAwMDAsIHNpemU6IDB4MDAwMDAwMDAsIGRp c2FibGVkCj4gPiBbICAzMTkuOTA1ODE2XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGlw czogMAo+ID4gWyAgMzE5LjkwNTgxN10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBkb3Vi bGUgd2lkZTogMAo+ID4gWyAgMzE5LjkwNTgxOV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmln XSBkZGlfcGxsX3NlbDogNTM2ODcwOTEyOyBkcGxsX2h3X3N0YXRlOiB3cnBsbDogMHgwCj4gPiBb ICAzMTkuOTA1ODIwXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHBsYW5lcyBvbiB0aGlz IGNydGMKPiA+IFsgIDMxOS45MDU4MjJdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gU1RB TkRBUkQgUExBTkU6MTggcGxhbmU6IDAuMCBpZHg6IDAgZW5hYmxlZAo+ID4gWyAgMzE5LjkwNTgy M10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSAJRkI6NDUsIGZiID0gMTkyMHgxMDgwIGZv cm1hdCA9IDB4MzQzMjUyNTgKPiA+IFsgIDMxOS45MDU4MjZdIFtkcm06aW50ZWxfZHVtcF9waXBl X2NvbmZpZ10gCXNjYWxlcjowIHNyYyAoMCwgMCkgMTkyMHgxMDgwIGRzdCAoMCwgMCkgMTkyMHgx MDgwCj4gPiBbICAzMTkuOTA1ODI3XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIENVUlNP UiBQTEFORToyMCBwbGFuZTogMC4xIGlkeDogMSBlbmFibGVkCj4gPiBbICAzMTkuOTA1ODI5XSBb ZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIAlGQjo0NywgZmIgPSA2NHg2NCBmb3JtYXQgPSAw eDM0MzI1MjQxCj4gPiBbICAzMTkuOTA1ODMxXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWdd IAlzY2FsZXI6MCBzcmMgKDAsIDApIDY0eDY0IGRzdCAoODM0LCA4ODUpIDY0eDY0Cj4gPiBbICAz MTkuOTA1ODMzXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIFNUQU5EQVJEIFBMQU5FOjIy IHBsYW5lOiAwLjEgaWR4OiAyIGRpc2FibGVkLCBzY2FsZXJfaWQgPSAwCj4gPiBbICAzMTkuOTA1 ODYxXSBbZHJtOmludGVsX2VkcF9iYWNrbGlnaHRfb2ZmXSAKPiA+IFsgIDMyMC4xMDkwMzJdIFtk cm06aW50ZWxfcGFuZWxfYWN0dWFsbHlfc2V0X2JhY2tsaWdodF0gc2V0IGJhY2tsaWdodCBQV00g PSAwCj4gPiBbICAzMjAuMTA5MDUyXSBbZHJtOmludGVsX2Rpc2FibGVfcGlwZV0gZGlzYWJsaW5n IHBpcGUgQQo+ID4gWyAgMzIwLjEyNjk5N10gW2RybTplZHBfcGFuZWxfdmRkX29uXSBUdXJuaW5n IGVEUCBwb3J0IEEgVkREIG9uCj4gPiBbICAzMjAuMTI3MDEwXSBbZHJtOmVkcF9wYW5lbF92ZGRf b25dIFBQX1NUQVRVUzogMHg4MDAwMDAwOCBQUF9DT05UUk9MOiAweGFiY2QwMDBiCj4gPiBbICAz MjAuMTI3MjQyXSBbZHJtOmVkcF9wYW5lbF9vZmZdIFR1cm4gZURQIHBvcnQgQSBwYW5lbCBwb3dl ciBvZmYKPiA+IFsgIDMyMC4xMjcyNDldIFtkcm06d2FpdF9wYW5lbF9vZmZdIFdhaXQgZm9yIHBh bmVsIHBvd2VyIG9mZiB0aW1lCj4gPiBbICAzMjAuMTI3MjU0XSBbZHJtOndhaXRfcGFuZWxfc3Rh dHVzXSBtYXNrIGIwMDAwMDAwIHZhbHVlIDAwMDAwMDAwIHN0YXR1cyA4MDAwMDAwOCBjb250cm9s IGFiY2QwMDAwCj4gPiBbICAzMjAuMTg3NTgzXSBbZHJtOndhaXRfcGFuZWxfc3RhdHVzXSBXYWl0 IGNvbXBsZXRlCj4gPiBbICAzMjAuMTg3NjMyXSBbZHJtOmNoZWNrX2VuY29kZXJfc3RhdGVdIFtF TkNPREVSOjMyOkRBQy0zMl0KPiA+IFsgIDMyMC4xODc2MzZdIFtkcm06Y2hlY2tfZW5jb2Rlcl9z dGF0ZV0gW0VOQ09ERVI6MzM6VE1EUy0zM10KPiA+IFsgIDMyMC4xODc2MzhdIFtkcm06Y2hlY2tf ZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6NDE6VE1EUy00MV0KPiA+IFsgIDMyMC4xODc2NDFdIFtk cm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjFdCj4gPiBbICAzMjAuMTg3NjQ1XSBbZHJtOmNo ZWNrX2NydGNfc3RhdGVdIFtDUlRDOjI1XQo+ID4gWyAgMzIwLjE4NzY0N10gW2RybTpjaGVja19j cnRjX3N0YXRlXSBbQ1JUQzoyOV0KPiA+IFsgIDMyMC4xODc2NDldIFtkcm06Y2hlY2tfc2hhcmVk X2RwbGxfc3RhdGVdIFdSUExMIDEKPiA+IFsgIDMyMC4xODc2NTFdIFtkcm06Y2hlY2tfc2hhcmVk X2RwbGxfc3RhdGVdIFdSUExMIDIKPiA+IFsgIDMyMC4xODc2NTddIFtkcm06Y2hlY2tfZW5jb2Rl cl9zdGF0ZV0gW0VOQ09ERVI6MzI6REFDLTMyXQo+ID4gWyAgMzIwLjE4NzY2MF0gW2RybTpjaGVj a19lbmNvZGVyX3N0YXRlXSBbRU5DT0RFUjozMzpUTURTLTMzXQo+ID4gWyAgMzIwLjE4NzY2Ml0g W2RybTpjaGVja19lbmNvZGVyX3N0YXRlXSBbRU5DT0RFUjo0MTpUTURTLTQxXQo+ID4gWyAgMzIw LjE4NzY2NF0gW2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyMV0KPiA+IFsgIDMyMC4xODc2 NjddIFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjVdCj4gPiBbICAzMjAuMTg3NjY5XSBb ZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjI5XQo+ID4gWyAgMzIwLjE4NzY3MV0gW2RybTpj aGVja19zaGFyZWRfZHBsbF9zdGF0ZV0gV1JQTEwgMQo+ID4gWyAgMzIwLjE4NzY3M10gW2RybTpj aGVja19zaGFyZWRfZHBsbF9zdGF0ZV0gV1JQTEwgMgo+ID4gWyAgMzIwLjE4NzcxMl0gW2RybTpp bnRlbF9iYWNrbGlnaHRfZGV2aWNlX3VwZGF0ZV9zdGF0dXNdIHVwZGF0aW5nIGludGVsX2JhY2ts aWdodCwgYnJpZ2h0bmVzcz0wLzk3Ngo+ID4gWyAgMzIwLjE4Nzc4NF0gW2RybTpkcm1fbW9kZV9z ZXRjcnRjXSBbQ1JUQzoyMV0KPiA+IFsgIDMyMC4xODc3OTJdIFtkcm06ZHJtX21vZGVfc2V0Y3J0 Y10gW0NPTk5FQ1RPUjozNDplRFAtMV0KPiA+IFsgIDMyMC4xODc3OTRdIFtkcm06aW50ZWxfY3J0 Y19zZXRfY29uZmlnXSBbQ1JUQzoyMV0gW0ZCOjQ1XSAjY29ubmVjdG9ycz0xICh4IHkpICgwIDAp Cj4gPiBbICAzMjAuMTg3Nzk5XSBbZHJtOmludGVsX21vZGVzZXRfc3RhZ2Vfb3V0cHV0X3N0YXRl XSBbQ09OTkVDVE9SOjM0OmVEUC0xXSB0byBbQ1JUQzoyMV0KPiA+IFsgIDMyMC4xODc4MDddIFtk cm06Y29ubmVjdGVkX3NpbmtfY29tcHV0ZV9icHBdIFtDT05ORUNUT1I6MzQ6ZURQLTFdIGNoZWNr aW5nIGZvciBzaW5rIGJwcCBjb25zdHJhaW5zCj4gPiBbICAzMjAuMTg3ODA5XSBbZHJtOmNvbm5l Y3RlZF9zaW5rX2NvbXB1dGVfYnBwXSBjbGFtcGluZyBkaXNwbGF5IGJwcCAod2FzIDM2KSB0byBF RElEIHJlcG9ydGVkIG1heCBvZiAxOAo+ID4gWyAgMzIwLjE4NzgxMl0gW2RybTppbnRlbF9kcF9j b21wdXRlX2NvbmZpZ10gRFAgbGluayBjb21wdXRhdGlvbiB3aXRoIG1heCBsYW5lIGNvdW50IDIg bWF4IGJ3IDI3MDAwMCBwaXhlbCBjbG9jayAxNDMwMDBLSHoKPiA+IFsgIDMyMC4xODc4MTRdIFtk cm06aW50ZWxfZHBfY29tcHV0ZV9jb25maWddIERQIGxpbmsgYncgMGEgbGFuZSBjb3VudCAyIGNs b2NrIDI3MDAwMCBicHAgMTgKPiA+IFsgIDMyMC4xODc4MTZdIFtkcm06aW50ZWxfZHBfY29tcHV0 ZV9jb25maWddIERQIGxpbmsgYncgcmVxdWlyZWQgMjU3NDAwIGF2YWlsYWJsZSA0MzIwMDAKPiA+ IFsgIDMyMC4xODc4MThdIFtkcm06aW50ZWxfbW9kZXNldF9waXBlX2NvbmZpZ10gcGxhbmUgYnBw OiAzNiwgcGlwZSBicHA6IDE4LCBkaXRoZXJpbmc6IDEKPiA+IFsgIDMyMC4xODc4MjBdIFtkcm06 aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gW0NSVEM6MjFdW21vZGVzZXRdIGNvbmZpZyBmZmZmODgw NDBiODgxYzAwIGZvciBwaXBlIEEKPiA+IFsgIDMyMC4xODc4MjJdIFtkcm06aW50ZWxfZHVtcF9w aXBlX2NvbmZpZ10gY3B1X3RyYW5zY29kZXI6IEQKPiA+IFsgIDMyMC4xODc4MjNdIFtkcm06aW50 ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGlwZSBicHA6IDE4LCBkaXRoZXJpbmc6IDEKPiA+IFsgIDMy MC4xODc4MjVdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZmRpL3BjaDogMCwgbGFuZXM6 IDAsIGdtY2hfbTogMCwgZ21jaF9uOiAwLCBsaW5rX206IDAsIGxpbmtfbjogMCwgdHU6IDAKPiA+ IFsgIDMyMC4xODc4MjddIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZHA6IDEsIGdtY2hf bTogNDk5ODIxMiwgZ21jaF9uOiA4Mzg4NjA4LCBsaW5rX206IDI3NzY3OCwgbGlua19uOiA1MjQy ODgsIHR1OiA2NAo+ID4gWyAgMzIwLjE4NzgyOV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmln XSBkcDogMSwgZ21jaF9tMjogMCwgZ21jaF9uMjogMCwgbGlua19tMjogMCwgbGlua19uMjogMCwg dHUyOiAwCj4gPiBbICAzMjAuMTg3ODMwXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGF1 ZGlvOiAwLCBpbmZvZnJhbWVzOiAwCj4gPiBbICAzMjAuMTg3ODMxXSBbZHJtOmludGVsX2R1bXBf cGlwZV9jb25maWddIHJlcXVlc3RlZCBtb2RlOgo+ID4gWyAgMzIwLjE4NzgzNF0gW2RybTpkcm1f bW9kZV9kZWJ1Z19wcmludG1vZGVsaW5lXSBNb2RlbGluZSAwOiIxOTIweDEwODAiIDYwIDE0MzAw MCAxOTIwIDE5NjggMjAwMCAyMDgwIDEwODAgMTA4MiAxMDg3IDExNDQgMHgwIDB4YQo+ID4gWyAg MzIwLjE4NzgzNV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBhZGp1c3RlZCBtb2RlOgo+ ID4gWyAgMzIwLjE4NzgzN10gW2RybTpkcm1fbW9kZV9kZWJ1Z19wcmludG1vZGVsaW5lXSBNb2Rl bGluZSAwOiIxOTIweDEwODAiIDYwIDE0MzAwMCAxOTIwIDE5NjggMjAwMCAyMDgwIDEwODAgMTA4 MiAxMDg3IDExNDQgMHg0OCAweGEKPiA+IFsgIDMyMC4xODc4NDBdIFtkcm06aW50ZWxfZHVtcF9j cnRjX3RpbWluZ3NdIGNydGMgdGltaW5nczogMTQzMDAwIDE5MjAgMTk2OCAyMDAwIDIwODAgMTA4 MCAxMDgyIDEwODcgMTE0NCwgdHlwZTogMHg0OCBmbGFnczogMHhhCj4gPiBbICAzMjAuMTg3ODQx XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHBvcnQgY2xvY2s6IDI3MDAwMAo+ID4gWyAg MzIwLjE4Nzg0Ml0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwaXBlIHNyYyBzaXplOiAx OTIweDEwODAKPiA+IFsgIDMyMC4xODc4NDRdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10g bnVtX3NjYWxlcnM6IDAsIHNjYWxlcl91c2VyczogMHgwLCBzY2FsZXJfaWQ6IDAKPiA+IFsgIDMy MC4xODc4NDZdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZ21jaCBwZml0OiBjb250cm9s OiAweDAwMDAwMDAwLCByYXRpb3M6IDB4MDAwMDAwMDAsIGx2ZHMgYm9yZGVyOiAweDAwMDAwMDAw Cj4gPiBbICAzMjAuMTg3ODQ3XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHBjaCBwZml0 OiBwb3M6IDB4MDAwMDAwMDAsIHNpemU6IDB4MDAwMDAwMDAsIGRpc2FibGVkCj4gPiBbICAzMjAu MTg3ODQ5XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGlwczogMAo+ID4gWyAgMzIwLjE4 Nzg1MF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBkb3VibGUgd2lkZTogMAo+ID4gWyAg MzIwLjE4Nzg1MV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBkZGlfcGxsX3NlbDogNTM2 ODcwOTEyOyBkcGxsX2h3X3N0YXRlOiB3cnBsbDogMHgwCj4gPiBbICAzMjAuMTg3ODUzXSBbZHJt OmludGVsX2R1bXBfcGlwZV9jb25maWddIHBsYW5lcyBvbiB0aGlzIGNydGMKPiA+IFsgIDMyMC4x ODc4NTRdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gU1RBTkRBUkQgUExBTkU6MTggcGxh bmU6IDAuMCBpZHg6IDAgZW5hYmxlZAo+ID4gWyAgMzIwLjE4Nzg1Nl0gW2RybTppbnRlbF9kdW1w X3BpcGVfY29uZmlnXSAJRkI6NDUsIGZiID0gMTkyMHgxMDgwIGZvcm1hdCA9IDB4MzQzMjUyNTgK PiA+IFsgIDMyMC4xODc4NThdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gCXNjYWxlcjow IHNyYyAoMCwgMCkgMHgwIGRzdCAoMCwgMCkgMHgwCj4gPiBbICAzMjAuMTg3ODYwXSBbZHJtOmlu dGVsX2R1bXBfcGlwZV9jb25maWddIENVUlNPUiBQTEFORToyMCBwbGFuZTogMC4xIGlkeDogMSBk aXNhYmxlZCwgc2NhbGVyX2lkID0gMAo+ID4gWyAgMzIwLjE4Nzg2Ml0gW2RybTppbnRlbF9kdW1w X3BpcGVfY29uZmlnXSBTVEFOREFSRCBQTEFORToyMiBwbGFuZTogMC4xIGlkeDogMiBkaXNhYmxl ZCwgc2NhbGVyX2lkID0gMAo+ID4gWyAgMzIwLjE4Nzg5OF0gW2RybTplZHBfcGFuZWxfb25dIFR1 cm4gZURQIHBvcnQgQSBwYW5lbCBwb3dlciBvbgo+ID4gWyAgMzIwLjE4NzkwMl0gW2RybTp3YWl0 X3BhbmVsX3Bvd2VyX2N5Y2xlXSBXYWl0IGZvciBwYW5lbCBwb3dlciBjeWNsZQo+ID4gWyAgMzIw LjcyOTcxMF0gW2RybTp3YWl0X3BhbmVsX3N0YXR1c10gbWFzayBiODAwMDAwZiB2YWx1ZSAwMDAw MDAwMCBzdGF0dXMgMDAwMDAwMDAgY29udHJvbCBhYmNkMDAwMAo+ID4gWyAgMzIwLjcyOTcxNl0g W2RybTp3YWl0X3BhbmVsX3N0YXR1c10gV2FpdCBjb21wbGV0ZQo+ID4gWyAgMzIwLjcyOTcyMl0g W2RybTp3YWl0X3BhbmVsX29uXSBXYWl0IGZvciBwYW5lbCBwb3dlciBvbgo+ID4gWyAgMzIwLjcy OTcyNl0gW2RybTp3YWl0X3BhbmVsX3N0YXR1c10gbWFzayBiMDAwMDAwZiB2YWx1ZSA4MDAwMDAw OCBzdGF0dXMgMDAwMDAwMGEgY29udHJvbCBhYmNkMDAwMwo+ID4gWyAgMzIwLjkzMDgwOV0gW2Ry bTp3YWl0X3BhbmVsX3N0YXR1c10gV2FpdCBjb21wbGV0ZQo+ID4gWyAgMzIwLjkzMDgyOF0gW2Ry bTplZHBfcGFuZWxfdmRkX29uXSBUdXJuaW5nIGVEUCBwb3J0IEEgVkREIG9uCj4gPiBbICAzMjAu OTMwODM4XSBbZHJtOmVkcF9wYW5lbF92ZGRfb25dIFBQX1NUQVRVUzogMHg4MDAwMDAwOCBQUF9D T05UUk9MOiAweGFiY2QwMDBiCj4gPiBbICAzMjAuOTMyMDU2XSBbZHJtOmludGVsX2RwX3NldF9z aWduYWxfbGV2ZWxzXSBVc2luZyBzaWduYWwgbGV2ZWxzIDAwMDAwMDAwCj4gPiBbICAzMjAuOTMy MDU4XSBbZHJtOmludGVsX2RwX3NldF9zaWduYWxfbGV2ZWxzXSBVc2luZyB2c3dpbmcgbGV2ZWwg MAo+ID4gWyAgMzIwLjkzMjA2MF0gW2RybTppbnRlbF9kcF9zZXRfc2lnbmFsX2xldmVsc10gVXNp bmcgcHJlLWVtcGhhc2lzIGxldmVsIDAKPiA+IFsgIDMyMC45MzI3NThdIFtkcm06aW50ZWxfZHBf c3RhcnRfbGlua190cmFpbl0gY2xvY2sgcmVjb3ZlcnkgT0sKPiA+IFsgIDMyMC45MzM3NTBdIFtk cm06aW50ZWxfZHBfY29tcGxldGVfbGlua190cmFpbl0gQ2hhbm5lbCBFUSBkb25lLiBEUCBUcmFp bmluZyBzdWNjZXNzZnVsCj4gPiBbICAzMjAuOTMzODcxXSBbZHJtOmludGVsX2VuYWJsZV9waXBl XSBlbmFibGluZyBwaXBlIEEKPiA+IFsgIDMyMC45MzQwNjNdIFtkcm06aW50ZWxfZWRwX2JhY2ts aWdodF9vbl0gCj4gPiBbICAzMjAuOTM0MDY2XSBbZHJtOmludGVsX3BhbmVsX2VuYWJsZV9iYWNr bGlnaHRdIHBpcGUgQQo+ID4gWyAgMzIwLjkzNDA3Ml0gW2RybTppbnRlbF9wYW5lbF9hY3R1YWxs eV9zZXRfYmFja2xpZ2h0XSBzZXQgYmFja2xpZ2h0IFBXTSA9IDk3Ngo+ID4gWyAgMzIxLjAxMzMw Nl0gW2RybTppbnRlbF9wc3JfZW5hYmxlXSBQU1Igbm90IHN1cHBvcnRlZCBieSB0aGlzIHBhbmVs Cj4gPiBbICAzMjEuMDEzMzA4XSBbZHJtOmludGVsX2VkcF9kcnJzX2VuYWJsZV0gUGFuZWwgZG9l c24ndCBzdXBwb3J0IERSUlMKPiA+IFsgIDMyMS4wMTczNjBdIFtkcm06aW50ZWxfY29ubmVjdG9y X2NoZWNrX3N0YXRlXSBbQ09OTkVDVE9SOjM0OmVEUC0xXQo+ID4gWyAgMzIxLjAxNzM2OV0gW2Ry bTpjaGVja19lbmNvZGVyX3N0YXRlXSBbRU5DT0RFUjozMjpEQUMtMzJdCj4gPiBbICAzMjEuMDE3 MzcyXSBbZHJtOmNoZWNrX2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjMzOlRNRFMtMzNdCj4gPiBb ICAzMjEuMDE3Mzc1XSBbZHJtOmNoZWNrX2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjQxOlRNRFMt NDFdCj4gPiBbICAzMjEuMDE3Mzc3XSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjIxXQo+ ID4gWyAgMzIxLjAxNzM5MV0gW2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyNV0KPiA+IFsg IDMyMS4wMTczOTNdIFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjldCj4gPiBbICAzMjEu MDE3Mzk1XSBbZHJtOmNoZWNrX3NoYXJlZF9kcGxsX3N0YXRlXSBXUlBMTCAxCj4gPiBbICAzMjEu MDE3Mzk4XSBbZHJtOmNoZWNrX3NoYXJlZF9kcGxsX3N0YXRlXSBXUlBMTCAyCj4gPiBbICAzMjEu MDE3NTAzXSBbZHJtOmludGVsX2JhY2tsaWdodF9kZXZpY2VfdXBkYXRlX3N0YXR1c10gdXBkYXRp bmcgaW50ZWxfYmFja2xpZ2h0LCBicmlnaHRuZXNzPTQ4Lzk3Ngo+ID4gWyAgMzIxLjAxNzUwOF0g W2RybTppbnRlbF9wYW5lbF9hY3R1YWxseV9zZXRfYmFja2xpZ2h0XSBzZXQgYmFja2xpZ2h0IFBX TSA9IDY2Cj4gPiBbICAzMjMuOTQzMjA2XSBbZHJtOmVkcF9wYW5lbF92ZGRfb2ZmX3N5bmNdIFR1 cm5pbmcgZURQIHBvcnQgQSBWREQgb2ZmCj4gPiBbICAzMjMuOTQzMjE2XSBbZHJtOmVkcF9wYW5l bF92ZGRfb2ZmX3N5bmNdIFBQX1NUQVRVUzogMHg4MDAwMDAwOCBQUF9DT05UUk9MOiAweGFiY2Qw MDA3Cj4gPiBbICAzMjQuNDMzOTM2XSBbZHJtOmNvbm5lY3RlZF9zaW5rX2NvbXB1dGVfYnBwXSBb Q09OTkVDVE9SOjM0OmVEUC0xXSBjaGVja2luZyBmb3Igc2luayBicHAgY29uc3RyYWlucwo+ID4g WyAgMzI0LjQzMzk0MV0gW2RybTpjb25uZWN0ZWRfc2lua19jb21wdXRlX2JwcF0gY2xhbXBpbmcg ZGlzcGxheSBicHAgKHdhcyAzNikgdG8gRURJRCByZXBvcnRlZCBtYXggb2YgMTgKPiA+IFsgIDMy NC40MzM5NDVdIFtkcm06aW50ZWxfZHBfY29tcHV0ZV9jb25maWddIERQIGxpbmsgY29tcHV0YXRp b24gd2l0aCBtYXggbGFuZSBjb3VudCAyIG1heCBidyAyNzAwMDAgcGl4ZWwgY2xvY2sgMTQzMDAw S0h6Cj4gPiBbICAzMjQuNDMzOTQ3XSBbZHJtOmludGVsX2RwX2NvbXB1dGVfY29uZmlnXSBEUCBs aW5rIGJ3IDBhIGxhbmUgY291bnQgMiBjbG9jayAyNzAwMDAgYnBwIDE4Cj4gPiBbICAzMjQuNDMz OTQ5XSBbZHJtOmludGVsX2RwX2NvbXB1dGVfY29uZmlnXSBEUCBsaW5rIGJ3IHJlcXVpcmVkIDI1 NzQwMCBhdmFpbGFibGUgNDMyMDAwCj4gPiBbICAzMjQuNDMzOTUyXSBbZHJtOmludGVsX21vZGVz ZXRfcGlwZV9jb25maWddIHBsYW5lIGJwcDogMzYsIHBpcGUgYnBwOiAxOCwgZGl0aGVyaW5nOiAx Cj4gPiBbICAzMjQuNDMzOTU0XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIFtDUlRDOjIx XVttb2Rlc2V0XSBjb25maWcgZmZmZjg4MDQxNzE5ZGMwMCBmb3IgcGlwZSBBCj4gPiBbICAzMjQu NDMzOTU1XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGNwdV90cmFuc2NvZGVyOiBECj4g PiBbICAzMjQuNDMzOTU2XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHBpcGUgYnBwOiAx OCwgZGl0aGVyaW5nOiAxCj4gPiBbICAzMjQuNDMzOTU4XSBbZHJtOmludGVsX2R1bXBfcGlwZV9j b25maWddIGZkaS9wY2g6IDAsIGxhbmVzOiAwLCBnbWNoX206IDAsIGdtY2hfbjogMCwgbGlua19t OiAwLCBsaW5rX246IDAsIHR1OiAwCj4gPiBbICAzMjQuNDMzOTYwXSBbZHJtOmludGVsX2R1bXBf cGlwZV9jb25maWddIGRwOiAxLCBnbWNoX206IDQ5OTgyMTIsIGdtY2hfbjogODM4ODYwOCwgbGlu a19tOiAyNzc2NzgsIGxpbmtfbjogNTI0Mjg4LCB0dTogNjQKPiA+IFsgIDMyNC40MzM5NjJdIFtk cm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZHA6IDEsIGdtY2hfbTI6IDAsIGdtY2hfbjI6IDAs IGxpbmtfbTI6IDAsIGxpbmtfbjI6IDAsIHR1MjogMAo+ID4gWyAgMzI0LjQzMzk2M10gW2RybTpp bnRlbF9kdW1wX3BpcGVfY29uZmlnXSBhdWRpbzogMCwgaW5mb2ZyYW1lczogMAo+ID4gWyAgMzI0 LjQzMzk2NV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSByZXF1ZXN0ZWQgbW9kZToKPiA+ IFsgIDMyNC40MzM5NjhdIFtkcm06ZHJtX21vZGVfZGVidWdfcHJpbnRtb2RlbGluZV0gTW9kZWxp bmUgMDoiMTkyMHgxMDgwIiA2MCAxNDMwMDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEwODIg MTA4NyAxMTQ0IDB4MCAweGEKPiA+IFsgIDMyNC40MzM5NjldIFtkcm06aW50ZWxfZHVtcF9waXBl X2NvbmZpZ10gYWRqdXN0ZWQgbW9kZToKPiA+IFsgIDMyNC40MzM5NzFdIFtkcm06ZHJtX21vZGVf ZGVidWdfcHJpbnRtb2RlbGluZV0gTW9kZWxpbmUgMDoiMTkyMHgxMDgwIiA2MCAxNDMwMDAgMTky MCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEwODIgMTA4NyAxMTQ0IDB4NDggMHhhCj4gPiBbICAzMjQu NDMzOTczXSBbZHJtOmludGVsX2R1bXBfY3J0Y190aW1pbmdzXSBjcnRjIHRpbWluZ3M6IDE0MzAw MCAxOTIwIDE5NjggMjAwMCAyMDgwIDEwODAgMTA4MiAxMDg3IDExNDQsIHR5cGU6IDB4NDggZmxh Z3M6IDB4YQo+ID4gWyAgMzI0LjQzMzk3NV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBw b3J0IGNsb2NrOiAyNzAwMDAKPiA+IFsgIDMyNC40MzM5NzZdIFtkcm06aW50ZWxfZHVtcF9waXBl X2NvbmZpZ10gcGlwZSBzcmMgc2l6ZTogMTkyMHgxMDgwCj4gPiBbICAzMjQuNDMzOTc4XSBbZHJt OmludGVsX2R1bXBfcGlwZV9jb25maWddIG51bV9zY2FsZXJzOiAwLCBzY2FsZXJfdXNlcnM6IDB4 MCwgc2NhbGVyX2lkOiAwCj4gPiBbICAzMjQuNDMzOTc5XSBbZHJtOmludGVsX2R1bXBfcGlwZV9j b25maWddIGdtY2ggcGZpdDogY29udHJvbDogMHgwMDAwMDAwMCwgcmF0aW9zOiAweDAwMDAwMDAw LCBsdmRzIGJvcmRlcjogMHgwMDAwMDAwMAo+ID4gWyAgMzI0LjQzMzk4MV0gW2RybTppbnRlbF9k dW1wX3BpcGVfY29uZmlnXSBwY2ggcGZpdDogcG9zOiAweDAwMDAwMDAwLCBzaXplOiAweDAwMDAw MDAwLCBkaXNhYmxlZAo+ID4gWyAgMzI0LjQzMzk4Ml0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29u ZmlnXSBpcHM6IDAKPiA+IFsgIDMyNC40MzM5ODNdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZp Z10gZG91YmxlIHdpZGU6IDAKPiA+IFsgIDMyNC40MzM5ODVdIFtkcm06aW50ZWxfZHVtcF9waXBl X2NvbmZpZ10gZGRpX3BsbF9zZWw6IDUzNjg3MDkxMjsgZHBsbF9od19zdGF0ZTogd3JwbGw6IDB4 MAo+ID4gWyAgMzI0LjQzMzk4Nl0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwbGFuZXMg b24gdGhpcyBjcnRjCj4gPiBbICAzMjQuNDMzOTg4XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25m aWddIFNUQU5EQVJEIFBMQU5FOjE4IHBsYW5lOiAwLjAgaWR4OiAwIGVuYWJsZWQKPiA+IFsgIDMy NC40MzM5OTBdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gCUZCOjQ1LCBmYiA9IDE5MjB4 MTA4MCBmb3JtYXQgPSAweDM0MzI1MjU4Cj4gPiBbICAzMjQuNDMzOTkyXSBbZHJtOmludGVsX2R1 bXBfcGlwZV9jb25maWddIAlzY2FsZXI6MCBzcmMgKDAsIDApIDE5MjB4MTA4MCBkc3QgKDAsIDAp IDE5MjB4MTA4MAo+ID4gWyAgMzI0LjQzMzk5NF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmln XSBDVVJTT1IgUExBTkU6MjAgcGxhbmU6IDAuMSBpZHg6IDEgZW5hYmxlZAo+ID4gWyAgMzI0LjQz Mzk5Nl0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSAJRkI6NDcsIGZiID0gNjR4NjQgZm9y bWF0ID0gMHgzNDMyNTI0MQo+ID4gWyAgMzI0LjQzMzk5OF0gW2RybTppbnRlbF9kdW1wX3BpcGVf Y29uZmlnXSAJc2NhbGVyOjAgc3JjICgwLCAwKSA2NHg2NCBkc3QgKDgzNCwgODg1KSA2NHg2NAo+ ID4gWyAgMzI0LjQzNDAwMF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBTVEFOREFSRCBQ TEFORToyMiBwbGFuZTogMC4xIGlkeDogMiBkaXNhYmxlZCwgc2NhbGVyX2lkID0gMAo+ID4gWyAg MzI0LjQzNDAyNl0gW2RybTppbnRlbF9lZHBfYmFja2xpZ2h0X29mZl0gCj4gPiBbICAzMjQuNjM3 MzM3XSBbZHJtOmludGVsX3BhbmVsX2FjdHVhbGx5X3NldF9iYWNrbGlnaHRdIHNldCBiYWNrbGln aHQgUFdNID0gMAo+ID4gWyAgMzI0LjYzNzM1N10gW2RybTppbnRlbF9kaXNhYmxlX3BpcGVdIGRp c2FibGluZyBwaXBlIEEKPiA+IFsgIDMyNC42NDkwMzRdIFtkcm06ZWRwX3BhbmVsX3ZkZF9vbl0g VHVybmluZyBlRFAgcG9ydCBBIFZERCBvbgo+ID4gWyAgMzI0LjY0OTA0Nl0gW2RybTplZHBfcGFu ZWxfdmRkX29uXSBQUF9TVEFUVVM6IDB4ODAwMDAwMDggUFBfQ09OVFJPTDogMHhhYmNkMDAwYgo+ ID4gWyAgMzI0LjY0OTI4MV0gW2RybTplZHBfcGFuZWxfb2ZmXSBUdXJuIGVEUCBwb3J0IEEgcGFu ZWwgcG93ZXIgb2ZmCj4gPiBbICAzMjQuNjQ5Mjg4XSBbZHJtOndhaXRfcGFuZWxfb2ZmXSBXYWl0 IGZvciBwYW5lbCBwb3dlciBvZmYgdGltZQo+ID4gWyAgMzI0LjY0OTI5M10gW2RybTp3YWl0X3Bh bmVsX3N0YXR1c10gbWFzayBiMDAwMDAwMCB2YWx1ZSAwMDAwMDAwMCBzdGF0dXMgYTAwMDAwMDMg Y29udHJvbCBhYmNkMDAwMAo+ID4gWyAgMzI0LjcwMDg4NV0gW2RybTp3YWl0X3BhbmVsX3N0YXR1 c10gV2FpdCBjb21wbGV0ZQo+ID4gWyAgMzI0LjcwMDkzN10gW2RybTpjaGVja19lbmNvZGVyX3N0 YXRlXSBbRU5DT0RFUjozMjpEQUMtMzJdCj4gPiBbICAzMjQuNzAwOTQwXSBbZHJtOmNoZWNrX2Vu Y29kZXJfc3RhdGVdIFtFTkNPREVSOjMzOlRNRFMtMzNdCj4gPiBbICAzMjQuNzAwOTQzXSBbZHJt OmNoZWNrX2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjQxOlRNRFMtNDFdCj4gPiBbICAzMjQuNzAw OTQ1XSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjIxXQo+ID4gWyAgMzI0LjcwMDk0OV0g W2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyNV0KPiA+IFsgIDMyNC43MDA5NTFdIFtkcm06 Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjldCj4gPiBbICAzMjQuNzAwOTUzXSBbZHJtOmNoZWNr X3NoYXJlZF9kcGxsX3N0YXRlXSBXUlBMTCAxCj4gPiBbICAzMjQuNzAwOTU2XSBbZHJtOmNoZWNr X3NoYXJlZF9kcGxsX3N0YXRlXSBXUlBMTCAyCj4gPiBbICAzMjQuNzAwOTYyXSBbZHJtOmNoZWNr X2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjMyOkRBQy0zMl0KPiA+IFsgIDMyNC43MDA5NjRdIFtk cm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6MzM6VE1EUy0zM10KPiA+IFsgIDMyNC43 MDA5NjZdIFtkcm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6NDE6VE1EUy00MV0KPiA+ IFsgIDMyNC43MDA5NjhdIFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjFdCj4gPiBbICAz MjQuNzAwOTcyXSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjI1XQo+ID4gWyAgMzI0Ljcw MDk3M10gW2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyOV0KPiA+IFsgIDMyNC43MDA5NzVd IFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxfc3RhdGVdIFdSUExMIDEKPiA+IFsgIDMyNC43MDA5Nzdd IFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxfc3RhdGVdIFdSUExMIDIKPiA+IFsgIDMyNC43MDEwMTZd IFtkcm06aW50ZWxfYmFja2xpZ2h0X2RldmljZV91cGRhdGVfc3RhdHVzXSB1cGRhdGluZyBpbnRl bF9iYWNrbGlnaHQsIGJyaWdodG5lc3M9MC85NzYKPiA+IFsgIDMyNC43MDEwODZdIFtkcm06ZHJt X21vZGVfc2V0Y3J0Y10gW0NSVEM6MjFdCj4gPiBbICAzMjQuNzAxMDkzXSBbZHJtOmRybV9tb2Rl X3NldGNydGNdIFtDT05ORUNUT1I6MzQ6ZURQLTFdCj4gPiBbICAzMjQuNzAxMDk1XSBbZHJtOmlu dGVsX2NydGNfc2V0X2NvbmZpZ10gW0NSVEM6MjFdIFtGQjo0NV0gI2Nvbm5lY3RvcnM9MSAoeCB5 KSAoMCAwKQo+ID4gWyAgMzI0LjcwMTEwMV0gW2RybTppbnRlbF9tb2Rlc2V0X3N0YWdlX291dHB1 dF9zdGF0ZV0gW0NPTk5FQ1RPUjozNDplRFAtMV0gdG8gW0NSVEM6MjFdCj4gPiBbICAzMjQuNzAx MTA5XSBbZHJtOmNvbm5lY3RlZF9zaW5rX2NvbXB1dGVfYnBwXSBbQ09OTkVDVE9SOjM0OmVEUC0x XSBjaGVja2luZyBmb3Igc2luayBicHAgY29uc3RyYWlucwo+ID4gWyAgMzI0LjcwMTExMV0gW2Ry bTpjb25uZWN0ZWRfc2lua19jb21wdXRlX2JwcF0gY2xhbXBpbmcgZGlzcGxheSBicHAgKHdhcyAz NikgdG8gRURJRCByZXBvcnRlZCBtYXggb2YgMTgKPiA+IFsgIDMyNC43MDExMTRdIFtkcm06aW50 ZWxfZHBfY29tcHV0ZV9jb25maWddIERQIGxpbmsgY29tcHV0YXRpb24gd2l0aCBtYXggbGFuZSBj b3VudCAyIG1heCBidyAyNzAwMDAgcGl4ZWwgY2xvY2sgMTQzMDAwS0h6Cj4gPiBbICAzMjQuNzAx MTE2XSBbZHJtOmludGVsX2RwX2NvbXB1dGVfY29uZmlnXSBEUCBsaW5rIGJ3IDBhIGxhbmUgY291 bnQgMiBjbG9jayAyNzAwMDAgYnBwIDE4Cj4gPiBbICAzMjQuNzAxMTE4XSBbZHJtOmludGVsX2Rw X2NvbXB1dGVfY29uZmlnXSBEUCBsaW5rIGJ3IHJlcXVpcmVkIDI1NzQwMCBhdmFpbGFibGUgNDMy MDAwCj4gPiBbICAzMjQuNzAxMTIwXSBbZHJtOmludGVsX21vZGVzZXRfcGlwZV9jb25maWddIHBs YW5lIGJwcDogMzYsIHBpcGUgYnBwOiAxOCwgZGl0aGVyaW5nOiAxCj4gPiBbICAzMjQuNzAxMTIy XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIFtDUlRDOjIxXVttb2Rlc2V0XSBjb25maWcg ZmZmZjg4MDQxNzE5ZGMwMCBmb3IgcGlwZSBBCj4gPiBbICAzMjQuNzAxMTI0XSBbZHJtOmludGVs X2R1bXBfcGlwZV9jb25maWddIGNwdV90cmFuc2NvZGVyOiBECj4gPiBbICAzMjQuNzAxMTI1XSBb ZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHBpcGUgYnBwOiAxOCwgZGl0aGVyaW5nOiAxCj4g PiBbICAzMjQuNzAxMTI3XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGZkaS9wY2g6IDAs IGxhbmVzOiAwLCBnbWNoX206IDAsIGdtY2hfbjogMCwgbGlua19tOiAwLCBsaW5rX246IDAsIHR1 OiAwCj4gPiBbICAzMjQuNzAxMTI5XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGRwOiAx LCBnbWNoX206IDQ5OTgyMTIsIGdtY2hfbjogODM4ODYwOCwgbGlua19tOiAyNzc2NzgsIGxpbmtf bjogNTI0Mjg4LCB0dTogNjQKPiA+IFsgIDMyNC43MDExMzFdIFtkcm06aW50ZWxfZHVtcF9waXBl X2NvbmZpZ10gZHA6IDEsIGdtY2hfbTI6IDAsIGdtY2hfbjI6IDAsIGxpbmtfbTI6IDAsIGxpbmtf bjI6IDAsIHR1MjogMAo+ID4gWyAgMzI0LjcwMTEzMl0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29u ZmlnXSBhdWRpbzogMCwgaW5mb2ZyYW1lczogMAo+ID4gWyAgMzI0LjcwMTEzNF0gW2RybTppbnRl bF9kdW1wX3BpcGVfY29uZmlnXSByZXF1ZXN0ZWQgbW9kZToKPiA+IFsgIDMyNC43MDExMzZdIFtk cm06ZHJtX21vZGVfZGVidWdfcHJpbnRtb2RlbGluZV0gTW9kZWxpbmUgMDoiMTkyMHgxMDgwIiA2 MCAxNDMwMDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEwODIgMTA4NyAxMTQ0IDB4MCAweGEK PiA+IFsgIDMyNC43MDExMzhdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gYWRqdXN0ZWQg bW9kZToKPiA+IFsgIDMyNC43MDExNDBdIFtkcm06ZHJtX21vZGVfZGVidWdfcHJpbnRtb2RlbGlu ZV0gTW9kZWxpbmUgMDoiMTkyMHgxMDgwIiA2MCAxNDMwMDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAx MDgwIDEwODIgMTA4NyAxMTQ0IDB4NDggMHhhCj4gPiBbICAzMjQuNzAxMTQyXSBbZHJtOmludGVs X2R1bXBfY3J0Y190aW1pbmdzXSBjcnRjIHRpbWluZ3M6IDE0MzAwMCAxOTIwIDE5NjggMjAwMCAy MDgwIDEwODAgMTA4MiAxMDg3IDExNDQsIHR5cGU6IDB4NDggZmxhZ3M6IDB4YQo+ID4gWyAgMzI0 LjcwMTE0M10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwb3J0IGNsb2NrOiAyNzAwMDAK PiA+IFsgIDMyNC43MDExNDVdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGlwZSBzcmMg c2l6ZTogMTkyMHgxMDgwCj4gPiBbICAzMjQuNzAxMTQ2XSBbZHJtOmludGVsX2R1bXBfcGlwZV9j b25maWddIG51bV9zY2FsZXJzOiAwLCBzY2FsZXJfdXNlcnM6IDB4MCwgc2NhbGVyX2lkOiAwCj4g PiBbICAzMjQuNzAxMTQ4XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGdtY2ggcGZpdDog Y29udHJvbDogMHgwMDAwMDAwMCwgcmF0aW9zOiAweDAwMDAwMDAwLCBsdmRzIGJvcmRlcjogMHgw MDAwMDAwMAo+ID4gWyAgMzI0LjcwMTE1MF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBw Y2ggcGZpdDogcG9zOiAweDAwMDAwMDAwLCBzaXplOiAweDAwMDAwMDAwLCBkaXNhYmxlZAo+ID4g WyAgMzI0LjcwMTE1MV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBpcHM6IDAKPiA+IFsg IDMyNC43MDExNTJdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZG91YmxlIHdpZGU6IDAK PiA+IFsgIDMyNC43MDExNTRdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZGRpX3BsbF9z ZWw6IDUzNjg3MDkxMjsgZHBsbF9od19zdGF0ZTogd3JwbGw6IDB4MAo+ID4gWyAgMzI0LjcwMTE1 NV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwbGFuZXMgb24gdGhpcyBjcnRjCj4gPiBb ICAzMjQuNzAxMTU3XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIFNUQU5EQVJEIFBMQU5F OjE4IHBsYW5lOiAwLjAgaWR4OiAwIGVuYWJsZWQKPiA+IFsgIDMyNC43MDExNTldIFtkcm06aW50 ZWxfZHVtcF9waXBlX2NvbmZpZ10gCUZCOjQ1LCBmYiA9IDE5MjB4MTA4MCBmb3JtYXQgPSAweDM0 MzI1MjU4Cj4gPiBbICAzMjQuNzAxMTYxXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIAlz Y2FsZXI6MCBzcmMgKDAsIDApIDB4MCBkc3QgKDAsIDApIDB4MAo+ID4gWyAgMzI0LjcwMTE2Ml0g W2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBDVVJTT1IgUExBTkU6MjAgcGxhbmU6IDAuMSBp ZHg6IDEgZGlzYWJsZWQsIHNjYWxlcl9pZCA9IDAKPiA+IFsgIDMyNC43MDExNjRdIFtkcm06aW50 ZWxfZHVtcF9waXBlX2NvbmZpZ10gU1RBTkRBUkQgUExBTkU6MjIgcGxhbmU6IDAuMSBpZHg6IDIg ZGlzYWJsZWQsIHNjYWxlcl9pZCA9IDAKPiA+IFsgIDMyNC43MDEyMDFdIFtkcm06ZWRwX3BhbmVs X29uXSBUdXJuIGVEUCBwb3J0IEEgcGFuZWwgcG93ZXIgb24KPiA+IFsgIDMyNC43MDEyMDVdIFtk cm06d2FpdF9wYW5lbF9wb3dlcl9jeWNsZV0gV2FpdCBmb3IgcGFuZWwgcG93ZXIgY3ljbGUKPiA+ IFsgIDMyNS4yNTEzNDhdIFtkcm06d2FpdF9wYW5lbF9zdGF0dXNdIG1hc2sgYjgwMDAwMGYgdmFs dWUgMDAwMDAwMDAgc3RhdHVzIDAwMDAwMDAwIGNvbnRyb2wgYWJjZDAwMDAKPiA+IFsgIDMyNS4y NTEzNTRdIFtkcm06d2FpdF9wYW5lbF9zdGF0dXNdIFdhaXQgY29tcGxldGUKPiA+IFsgIDMyNS4y NTEzNjBdIFtkcm06d2FpdF9wYW5lbF9vbl0gV2FpdCBmb3IgcGFuZWwgcG93ZXIgb24KPiA+IFsg IDMyNS4yNTEzNjRdIFtkcm06d2FpdF9wYW5lbF9zdGF0dXNdIG1hc2sgYjAwMDAwMGYgdmFsdWUg ODAwMDAwMDggc3RhdHVzIDAwMDAwMDBhIGNvbnRyb2wgYWJjZDAwMDMKPiA+IFsgIDMyNS40NzIw MTldIFtkcm06d2FpdF9wYW5lbF9zdGF0dXNdIFdhaXQgY29tcGxldGUKPiA+IFsgIDMyNS40NzIw MzldIFtkcm06ZWRwX3BhbmVsX3ZkZF9vbl0gVHVybmluZyBlRFAgcG9ydCBBIFZERCBvbgo+ID4g WyAgMzI1LjQ3MjA0OF0gW2RybTplZHBfcGFuZWxfdmRkX29uXSBQUF9TVEFUVVM6IDB4ODAwMDAw MDggUFBfQ09OVFJPTDogMHhhYmNkMDAwYgo+ID4gWyAgMzI1LjQ3MzI4MF0gW2RybTppbnRlbF9k cF9zZXRfc2lnbmFsX2xldmVsc10gVXNpbmcgc2lnbmFsIGxldmVscyAwMDAwMDAwMAo+ID4gWyAg MzI1LjQ3MzI4NF0gW2RybTppbnRlbF9kcF9zZXRfc2lnbmFsX2xldmVsc10gVXNpbmcgdnN3aW5n IGxldmVsIDAKPiA+IFsgIDMyNS40NzMyODZdIFtkcm06aW50ZWxfZHBfc2V0X3NpZ25hbF9sZXZl bHNdIFVzaW5nIHByZS1lbXBoYXNpcyBsZXZlbCAwCj4gPiBbICAzMjUuNDczOTk0XSBbZHJtOmlu dGVsX2RwX3N0YXJ0X2xpbmtfdHJhaW5dIGNsb2NrIHJlY292ZXJ5IE9LCj4gPiBbICAzMjUuNDc0 OTg4XSBbZHJtOmludGVsX2RwX2NvbXBsZXRlX2xpbmtfdHJhaW5dIENoYW5uZWwgRVEgZG9uZS4g RFAgVHJhaW5pbmcgc3VjY2Vzc2Z1bAo+ID4gWyAgMzI1LjQ3NTEwMl0gW2RybTppbnRlbF9lbmFi bGVfcGlwZV0gZW5hYmxpbmcgcGlwZSBBCj4gPiBbICAzMjUuNDc1Mjg0XSBbZHJtOmludGVsX2Vk cF9iYWNrbGlnaHRfb25dIAo+ID4gWyAgMzI1LjQ3NTI4N10gW2RybTppbnRlbF9wYW5lbF9lbmFi bGVfYmFja2xpZ2h0XSBwaXBlIEEKPiA+IFsgIDMyNS40NzUyOTNdIFtkcm06aW50ZWxfcGFuZWxf YWN0dWFsbHlfc2V0X2JhY2tsaWdodF0gc2V0IGJhY2tsaWdodCBQV00gPSA5NzYKPiA+IFsgIDMy NS41NTUwMTddIFtkcm06aW50ZWxfcHNyX2VuYWJsZV0gUFNSIG5vdCBzdXBwb3J0ZWQgYnkgdGhp cyBwYW5lbAo+ID4gWyAgMzI1LjU1NTAyMl0gW2RybTppbnRlbF9lZHBfZHJyc19lbmFibGVdIFBh bmVsIGRvZXNuJ3Qgc3VwcG9ydCBEUlJTCj4gPiBbICAzMjUuNTU4NTY5XSBbZHJtOmludGVsX2Nv bm5lY3Rvcl9jaGVja19zdGF0ZV0gW0NPTk5FQ1RPUjozNDplRFAtMV0KPiA+IFsgIDMyNS41NTg1 NzhdIFtkcm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6MzI6REFDLTMyXQo+ID4gWyAg MzI1LjU1ODU4MV0gW2RybTpjaGVja19lbmNvZGVyX3N0YXRlXSBbRU5DT0RFUjozMzpUTURTLTMz XQo+ID4gWyAgMzI1LjU1ODU4NF0gW2RybTpjaGVja19lbmNvZGVyX3N0YXRlXSBbRU5DT0RFUjo0 MTpUTURTLTQxXQo+ID4gWyAgMzI1LjU1ODU4Nl0gW2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JU QzoyMV0KPiA+IFsgIDMyNS41NTg2MDBdIFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjVd Cj4gPiBbICAzMjUuNTU4NjAyXSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjI5XQo+ID4g WyAgMzI1LjU1ODYwNF0gW2RybTpjaGVja19zaGFyZWRfZHBsbF9zdGF0ZV0gV1JQTEwgMQo+ID4g WyAgMzI1LjU1ODYwN10gW2RybTpjaGVja19zaGFyZWRfZHBsbF9zdGF0ZV0gV1JQTEwgMgo+ID4g WyAgMzI1LjU1ODcwNl0gW2RybTppbnRlbF9iYWNrbGlnaHRfZGV2aWNlX3VwZGF0ZV9zdGF0dXNd IHVwZGF0aW5nIGludGVsX2JhY2tsaWdodCwgYnJpZ2h0bmVzcz00OC85NzYKPiA+IFsgIDMyNS41 NTg3MTFdIFtkcm06aW50ZWxfcGFuZWxfYWN0dWFsbHlfc2V0X2JhY2tsaWdodF0gc2V0IGJhY2ts aWdodCBQV00gPSA2Ngo+ID4gWyAgMzI2LjQ2NDYxNV0gW2RybTpjb25uZWN0ZWRfc2lua19jb21w dXRlX2JwcF0gW0NPTk5FQ1RPUjozNDplRFAtMV0gY2hlY2tpbmcgZm9yIHNpbmsgYnBwIGNvbnN0 cmFpbnMKPiA+IFsgIDMyNi40NjQ2MjBdIFtkcm06Y29ubmVjdGVkX3NpbmtfY29tcHV0ZV9icHBd IGNsYW1waW5nIGRpc3BsYXkgYnBwICh3YXMgMzYpIHRvIEVESUQgcmVwb3J0ZWQgbWF4IG9mIDE4 Cj4gPiBbICAzMjYuNDY0NjI0XSBbZHJtOmludGVsX2RwX2NvbXB1dGVfY29uZmlnXSBEUCBsaW5r IGNvbXB1dGF0aW9uIHdpdGggbWF4IGxhbmUgY291bnQgMiBtYXggYncgMjcwMDAwIHBpeGVsIGNs b2NrIDE0MzAwMEtIego+ID4gWyAgMzI2LjQ2NDYyNl0gW2RybTppbnRlbF9kcF9jb21wdXRlX2Nv bmZpZ10gRFAgbGluayBidyAwYSBsYW5lIGNvdW50IDIgY2xvY2sgMjcwMDAwIGJwcCAxOAo+ID4g WyAgMzI2LjQ2NDYyOF0gW2RybTppbnRlbF9kcF9jb21wdXRlX2NvbmZpZ10gRFAgbGluayBidyBy ZXF1aXJlZCAyNTc0MDAgYXZhaWxhYmxlIDQzMjAwMAo+ID4gWyAgMzI2LjQ2NDYzMV0gW2RybTpp bnRlbF9tb2Rlc2V0X3BpcGVfY29uZmlnXSBwbGFuZSBicHA6IDM2LCBwaXBlIGJwcDogMTgsIGRp dGhlcmluZzogMQo+ID4gWyAgMzI2LjQ2NDYzM10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmln XSBbQ1JUQzoyMV1bbW9kZXNldF0gY29uZmlnIGZmZmY4ODA0MTcxOWEwMDAgZm9yIHBpcGUgQQo+ ID4gWyAgMzI2LjQ2NDYzNF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBjcHVfdHJhbnNj b2RlcjogRAo+ID4gWyAgMzI2LjQ2NDYzNV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBw aXBlIGJwcDogMTgsIGRpdGhlcmluZzogMQo+ID4gWyAgMzI2LjQ2NDYzN10gW2RybTppbnRlbF9k dW1wX3BpcGVfY29uZmlnXSBmZGkvcGNoOiAwLCBsYW5lczogMCwgZ21jaF9tOiAwLCBnbWNoX246 IDAsIGxpbmtfbTogMCwgbGlua19uOiAwLCB0dTogMAo+ID4gWyAgMzI2LjQ2NDYzOV0gW2RybTpp bnRlbF9kdW1wX3BpcGVfY29uZmlnXSBkcDogMSwgZ21jaF9tOiA0OTk4MjEyLCBnbWNoX246IDgz ODg2MDgsIGxpbmtfbTogMjc3Njc4LCBsaW5rX246IDUyNDI4OCwgdHU6IDY0Cj4gPiBbICAzMjYu NDY0NjQxXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGRwOiAxLCBnbWNoX20yOiAwLCBn bWNoX24yOiAwLCBsaW5rX20yOiAwLCBsaW5rX24yOiAwLCB0dTI6IDAKPiA+IFsgIDMyNi40NjQ2 NDNdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gYXVkaW86IDAsIGluZm9mcmFtZXM6IDAK PiA+IFsgIDMyNi40NjQ2NDRdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcmVxdWVzdGVk IG1vZGU6Cj4gPiBbICAzMjYuNDY0NjQ3XSBbZHJtOmRybV9tb2RlX2RlYnVnX3ByaW50bW9kZWxp bmVdIE1vZGVsaW5lIDA6IjE5MjB4MTA4MCIgNjAgMTQzMDAwIDE5MjAgMTk2OCAyMDAwIDIwODAg MTA4MCAxMDgyIDEwODcgMTE0NCAweDAgMHhhCj4gPiBbICAzMjYuNDY0NjQ4XSBbZHJtOmludGVs X2R1bXBfcGlwZV9jb25maWddIGFkanVzdGVkIG1vZGU6Cj4gPiBbICAzMjYuNDY0NjUwXSBbZHJt OmRybV9tb2RlX2RlYnVnX3ByaW50bW9kZWxpbmVdIE1vZGVsaW5lIDA6IjE5MjB4MTA4MCIgNjAg MTQzMDAwIDE5MjAgMTk2OCAyMDAwIDIwODAgMTA4MCAxMDgyIDEwODcgMTE0NCAweDQ4IDB4YQo+ ID4gWyAgMzI2LjQ2NDY1Ml0gW2RybTppbnRlbF9kdW1wX2NydGNfdGltaW5nc10gY3J0YyB0aW1p bmdzOiAxNDMwMDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEwODIgMTA4NyAxMTQ0LCB0eXBl OiAweDQ4IGZsYWdzOiAweGEKPiA+IFsgIDMyNi40NjQ2NTRdIFtkcm06aW50ZWxfZHVtcF9waXBl X2NvbmZpZ10gcG9ydCBjbG9jazogMjcwMDAwCj4gPiBbICAzMjYuNDY0NjU1XSBbZHJtOmludGVs X2R1bXBfcGlwZV9jb25maWddIHBpcGUgc3JjIHNpemU6IDE5MjB4MTA4MAo+ID4gWyAgMzI2LjQ2 NDY1N10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBudW1fc2NhbGVyczogMCwgc2NhbGVy X3VzZXJzOiAweDAsIHNjYWxlcl9pZDogMAo+ID4gWyAgMzI2LjQ2NDY1OF0gW2RybTppbnRlbF9k dW1wX3BpcGVfY29uZmlnXSBnbWNoIHBmaXQ6IGNvbnRyb2w6IDB4MDAwMDAwMDAsIHJhdGlvczog MHgwMDAwMDAwMCwgbHZkcyBib3JkZXI6IDB4MDAwMDAwMDAKPiA+IFsgIDMyNi40NjQ2NjBdIFtk cm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGNoIHBmaXQ6IHBvczogMHgwMDAwMDAwMCwgc2l6 ZTogMHgwMDAwMDAwMCwgZGlzYWJsZWQKPiA+IFsgIDMyNi40NjQ2NjFdIFtkcm06aW50ZWxfZHVt cF9waXBlX2NvbmZpZ10gaXBzOiAwCj4gPiBbICAzMjYuNDY0NjYzXSBbZHJtOmludGVsX2R1bXBf cGlwZV9jb25maWddIGRvdWJsZSB3aWRlOiAwCj4gPiBbICAzMjYuNDY0NjY0XSBbZHJtOmludGVs X2R1bXBfcGlwZV9jb25maWddIGRkaV9wbGxfc2VsOiA1MzY4NzA5MTI7IGRwbGxfaHdfc3RhdGU6 IHdycGxsOiAweDAKPiA+IFsgIDMyNi40NjQ2NjVdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZp Z10gcGxhbmVzIG9uIHRoaXMgY3J0Ywo+ID4gWyAgMzI2LjQ2NDY2N10gW2RybTppbnRlbF9kdW1w X3BpcGVfY29uZmlnXSBTVEFOREFSRCBQTEFORToxOCBwbGFuZTogMC4wIGlkeDogMCBlbmFibGVk Cj4gPiBbICAzMjYuNDY0NjY5XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIAlGQjo0NSwg ZmIgPSAxOTIweDEwODAgZm9ybWF0ID0gMHgzNDMyNTI1OAo+ID4gWyAgMzI2LjQ2NDY3MV0gW2Ry bTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSAJc2NhbGVyOjAgc3JjICgwLCAwKSAxOTIweDEwODAg ZHN0ICgwLCAwKSAxOTIweDEwODAKPiA+IFsgIDMyNi40NjQ2NzNdIFtkcm06aW50ZWxfZHVtcF9w aXBlX2NvbmZpZ10gQ1VSU09SIFBMQU5FOjIwIHBsYW5lOiAwLjEgaWR4OiAxIGVuYWJsZWQKPiA+ IFsgIDMyNi40NjQ2NzRdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gCUZCOjQ3LCBmYiA9 IDY0eDY0IGZvcm1hdCA9IDB4MzQzMjUyNDEKPiA+IFsgIDMyNi40NjQ2NzZdIFtkcm06aW50ZWxf ZHVtcF9waXBlX2NvbmZpZ10gCXNjYWxlcjowIHNyYyAoMCwgMCkgNjR4NjQgZHN0ICg4MzQsIDg4 NSkgNjR4NjQKPiA+IFsgIDMyNi40NjQ2NzhdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10g U1RBTkRBUkQgUExBTkU6MjIgcGxhbmU6IDAuMSBpZHg6IDIgZGlzYWJsZWQsIHNjYWxlcl9pZCA9 IDAKPiA+IFsgIDMyNi40NjQ3MDZdIFtkcm06aW50ZWxfZWRwX2JhY2tsaWdodF9vZmZdIAo+ID4g WyAgMzI2LjY2NjIyNF0gW2RybTppbnRlbF9wYW5lbF9hY3R1YWxseV9zZXRfYmFja2xpZ2h0XSBz ZXQgYmFja2xpZ2h0IFBXTSA9IDAKPiA+IFsgIDMyNi42NjYyNDRdIFtkcm06aW50ZWxfZGlzYWJs ZV9waXBlXSBkaXNhYmxpbmcgcGlwZSBBCj4gPiBbICAzMjYuNjc2MDc0XSBbZHJtOmVkcF9wYW5l bF9vZmZdIFR1cm4gZURQIHBvcnQgQSBwYW5lbCBwb3dlciBvZmYKPiA+IFsgIDMyNi42NzYwODJd IFtkcm06d2FpdF9wYW5lbF9vZmZdIFdhaXQgZm9yIHBhbmVsIHBvd2VyIG9mZiB0aW1lCj4gPiBb ICAzMjYuNjc2MDg3XSBbZHJtOndhaXRfcGFuZWxfc3RhdHVzXSBtYXNrIGIwMDAwMDAwIHZhbHVl IDAwMDAwMDAwIHN0YXR1cyA4MDAwMDAwOCBjb250cm9sIGFiY2QwMDAwCj4gPiBbICAzMjYuNzM2 NDE5XSBbZHJtOndhaXRfcGFuZWxfc3RhdHVzXSBXYWl0IGNvbXBsZXRlCj4gPiBbICAzMjYuNzM2 NDY5XSBbZHJtOmNoZWNrX2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjMyOkRBQy0zMl0KPiA+IFsg IDMyNi43MzY0NzJdIFtkcm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6MzM6VE1EUy0z M10KPiA+IFsgIDMyNi43MzY0NzVdIFtkcm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6 NDE6VE1EUy00MV0KPiA+IFsgIDMyNi43MzY0NzddIFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NS VEM6MjFdCj4gPiBbICAzMjYuNzM2NDgxXSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjI1 XQo+ID4gWyAgMzI2LjczNjQ4M10gW2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyOV0KPiA+ IFsgIDMyNi43MzY0ODVdIFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxfc3RhdGVdIFdSUExMIDEKPiA+ IFsgIDMyNi43MzY0ODhdIFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxfc3RhdGVdIFdSUExMIDIKPiA+ IFsgIDMyNi43MzY0OTRdIFtkcm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0gW0VOQ09ERVI6MzI6REFD LTMyXQo+ID4gWyAgMzI2LjczNjQ5Nl0gW2RybTpjaGVja19lbmNvZGVyX3N0YXRlXSBbRU5DT0RF UjozMzpUTURTLTMzXQo+ID4gWyAgMzI2LjczNjQ5OV0gW2RybTpjaGVja19lbmNvZGVyX3N0YXRl XSBbRU5DT0RFUjo0MTpUTURTLTQxXQo+ID4gWyAgMzI2LjczNjUwMV0gW2RybTpjaGVja19jcnRj X3N0YXRlXSBbQ1JUQzoyMV0KPiA+IFsgIDMyNi43MzY1MDRdIFtkcm06Y2hlY2tfY3J0Y19zdGF0 ZV0gW0NSVEM6MjVdCj4gPiBbICAzMjYuNzM2NTA2XSBbZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtD UlRDOjI5XQo+ID4gWyAgMzI2LjczNjUwOF0gW2RybTpjaGVja19zaGFyZWRfZHBsbF9zdGF0ZV0g V1JQTEwgMQo+ID4gWyAgMzI2LjczNjUxMF0gW2RybTpjaGVja19zaGFyZWRfZHBsbF9zdGF0ZV0g V1JQTEwgMgo+ID4gWyAgMzI2LjczNjU0OV0gW2RybTppbnRlbF9iYWNrbGlnaHRfZGV2aWNlX3Vw ZGF0ZV9zdGF0dXNdIHVwZGF0aW5nIGludGVsX2JhY2tsaWdodCwgYnJpZ2h0bmVzcz0wLzk3Ngo+ ID4gWyAgMzI2LjczNjYxN10gW2RybTpkcm1fbW9kZV9zZXRjcnRjXSBbQ1JUQzoyMV0KPiA+IFsg IDMyNi43MzY2MjRdIFtkcm06ZHJtX21vZGVfc2V0Y3J0Y10gW0NPTk5FQ1RPUjozNDplRFAtMV0K PiA+IFsgIDMyNi43MzY2MjddIFtkcm06aW50ZWxfY3J0Y19zZXRfY29uZmlnXSBbQ1JUQzoyMV0g W0ZCOjQ1XSAjY29ubmVjdG9ycz0xICh4IHkpICgwIDApCj4gPiBbICAzMjYuNzM2NjMyXSBbZHJt OmludGVsX21vZGVzZXRfc3RhZ2Vfb3V0cHV0X3N0YXRlXSBbQ09OTkVDVE9SOjM0OmVEUC0xXSB0 byBbQ1JUQzoyMV0KPiA+IFsgIDMyNi43MzY2NDBdIFtkcm06Y29ubmVjdGVkX3NpbmtfY29tcHV0 ZV9icHBdIFtDT05ORUNUT1I6MzQ6ZURQLTFdIGNoZWNraW5nIGZvciBzaW5rIGJwcCBjb25zdHJh aW5zCj4gPiBbICAzMjYuNzM2NjQyXSBbZHJtOmNvbm5lY3RlZF9zaW5rX2NvbXB1dGVfYnBwXSBj bGFtcGluZyBkaXNwbGF5IGJwcCAod2FzIDM2KSB0byBFRElEIHJlcG9ydGVkIG1heCBvZiAxOAo+ ID4gWyAgMzI2LjczNjY0NV0gW2RybTppbnRlbF9kcF9jb21wdXRlX2NvbmZpZ10gRFAgbGluayBj b21wdXRhdGlvbiB3aXRoIG1heCBsYW5lIGNvdW50IDIgbWF4IGJ3IDI3MDAwMCBwaXhlbCBjbG9j ayAxNDMwMDBLSHoKPiA+IFsgIDMyNi43MzY2NDddIFtkcm06aW50ZWxfZHBfY29tcHV0ZV9jb25m aWddIERQIGxpbmsgYncgMGEgbGFuZSBjb3VudCAyIGNsb2NrIDI3MDAwMCBicHAgMTgKPiA+IFsg IDMyNi43MzY2NDldIFtkcm06aW50ZWxfZHBfY29tcHV0ZV9jb25maWddIERQIGxpbmsgYncgcmVx dWlyZWQgMjU3NDAwIGF2YWlsYWJsZSA0MzIwMDAKPiA+IFsgIDMyNi43MzY2NTFdIFtkcm06aW50 ZWxfbW9kZXNldF9waXBlX2NvbmZpZ10gcGxhbmUgYnBwOiAzNiwgcGlwZSBicHA6IDE4LCBkaXRo ZXJpbmc6IDEKPiA+IFsgIDMyNi43MzY2NTNdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10g W0NSVEM6MjFdW21vZGVzZXRdIGNvbmZpZyBmZmZmODgwNDBiODgwMDAwIGZvciBwaXBlIEEKPiA+ IFsgIDMyNi43MzY2NTVdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gY3B1X3RyYW5zY29k ZXI6IEQKPiA+IFsgIDMyNi43MzY2NTZdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGlw ZSBicHA6IDE4LCBkaXRoZXJpbmc6IDEKPiA+IFsgIDMyNi43MzY2NThdIFtkcm06aW50ZWxfZHVt cF9waXBlX2NvbmZpZ10gZmRpL3BjaDogMCwgbGFuZXM6IDAsIGdtY2hfbTogMCwgZ21jaF9uOiAw LCBsaW5rX206IDAsIGxpbmtfbjogMCwgdHU6IDAKPiA+IFsgIDMyNi43MzY2NjBdIFtkcm06aW50 ZWxfZHVtcF9waXBlX2NvbmZpZ10gZHA6IDEsIGdtY2hfbTogNDk5ODIxMiwgZ21jaF9uOiA4Mzg4 NjA4LCBsaW5rX206IDI3NzY3OCwgbGlua19uOiA1MjQyODgsIHR1OiA2NAo+ID4gWyAgMzI2Ljcz NjY2Ml0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBkcDogMSwgZ21jaF9tMjogMCwgZ21j aF9uMjogMCwgbGlua19tMjogMCwgbGlua19uMjogMCwgdHUyOiAwCj4gPiBbICAzMjYuNzM2NjYz XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGF1ZGlvOiAwLCBpbmZvZnJhbWVzOiAwCj4g PiBbICAzMjYuNzM2NjY0XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIHJlcXVlc3RlZCBt b2RlOgo+ID4gWyAgMzI2LjczNjY2N10gW2RybTpkcm1fbW9kZV9kZWJ1Z19wcmludG1vZGVsaW5l XSBNb2RlbGluZSAwOiIxOTIweDEwODAiIDYwIDE0MzAwMCAxOTIwIDE5NjggMjAwMCAyMDgwIDEw ODAgMTA4MiAxMDg3IDExNDQgMHgwIDB4YQo+ID4gWyAgMzI2LjczNjY2OF0gW2RybTppbnRlbF9k dW1wX3BpcGVfY29uZmlnXSBhZGp1c3RlZCBtb2RlOgo+ID4gWyAgMzI2LjczNjY3MF0gW2RybTpk cm1fbW9kZV9kZWJ1Z19wcmludG1vZGVsaW5lXSBNb2RlbGluZSAwOiIxOTIweDEwODAiIDYwIDE0 MzAwMCAxOTIwIDE5NjggMjAwMCAyMDgwIDEwODAgMTA4MiAxMDg3IDExNDQgMHg0OCAweGEKPiA+ IFsgIDMyNi43MzY2NzNdIFtkcm06aW50ZWxfZHVtcF9jcnRjX3RpbWluZ3NdIGNydGMgdGltaW5n czogMTQzMDAwIDE5MjAgMTk2OCAyMDAwIDIwODAgMTA4MCAxMDgyIDEwODcgMTE0NCwgdHlwZTog MHg0OCBmbGFnczogMHhhCj4gPiBbICAzMjYuNzM2Njc0XSBbZHJtOmludGVsX2R1bXBfcGlwZV9j b25maWddIHBvcnQgY2xvY2s6IDI3MDAwMAo+ID4gWyAgMzI2LjczNjY3NV0gW2RybTppbnRlbF9k dW1wX3BpcGVfY29uZmlnXSBwaXBlIHNyYyBzaXplOiAxOTIweDEwODAKPiA+IFsgIDMyNi43MzY2 NzddIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gbnVtX3NjYWxlcnM6IDAsIHNjYWxlcl91 c2VyczogMHgwLCBzY2FsZXJfaWQ6IDAKPiA+IFsgIDMyNi43MzY2NzldIFtkcm06aW50ZWxfZHVt cF9waXBlX2NvbmZpZ10gZ21jaCBwZml0OiBjb250cm9sOiAweDAwMDAwMDAwLCByYXRpb3M6IDB4 MDAwMDAwMDAsIGx2ZHMgYm9yZGVyOiAweDAwMDAwMDAwCj4gPiBbICAzMjYuNzM2NjgwXSBbZHJt OmludGVsX2R1bXBfcGlwZV9jb25maWddIHBjaCBwZml0OiBwb3M6IDB4MDAwMDAwMDAsIHNpemU6 IDB4MDAwMDAwMDAsIGRpc2FibGVkCj4gPiBbICAzMjYuNzM2NjgyXSBbZHJtOmludGVsX2R1bXBf cGlwZV9jb25maWddIGlwczogMAo+ID4gWyAgMzI2LjczNjY4M10gW2RybTppbnRlbF9kdW1wX3Bp cGVfY29uZmlnXSBkb3VibGUgd2lkZTogMAo+ID4gWyAgMzI2LjczNjY4NF0gW2RybTppbnRlbF9k dW1wX3BpcGVfY29uZmlnXSBkZGlfcGxsX3NlbDogNTM2ODcwOTEyOyBkcGxsX2h3X3N0YXRlOiB3 cnBsbDogMHgwCj4gPiBbICAzMjYuNzM2Njg2XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWdd IHBsYW5lcyBvbiB0aGlzIGNydGMKPiA+IFsgIDMyNi43MzY2ODddIFtkcm06aW50ZWxfZHVtcF9w aXBlX2NvbmZpZ10gU1RBTkRBUkQgUExBTkU6MTggcGxhbmU6IDAuMCBpZHg6IDAgZW5hYmxlZAo+ ID4gWyAgMzI2LjczNjY4OV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSAJRkI6NDUsIGZi ID0gMTkyMHgxMDgwIGZvcm1hdCA9IDB4MzQzMjUyNTgKPiA+IFsgIDMyNi43MzY2OTFdIFtkcm06 aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gCXNjYWxlcjowIHNyYyAoMCwgMCkgMHgwIGRzdCAoMCwg MCkgMHgwCj4gPiBbICAzMjYuNzM2NjkzXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIENV UlNPUiBQTEFORToyMCBwbGFuZTogMC4xIGlkeDogMSBkaXNhYmxlZCwgc2NhbGVyX2lkID0gMAo+ ID4gWyAgMzI2LjczNjY5NV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBTVEFOREFSRCBQ TEFORToyMiBwbGFuZTogMC4xIGlkeDogMiBkaXNhYmxlZCwgc2NhbGVyX2lkID0gMAo+ID4gWyAg MzI2LjczNjczMl0gW2RybTplZHBfcGFuZWxfb25dIFR1cm4gZURQIHBvcnQgQSBwYW5lbCBwb3dl ciBvbgo+ID4gWyAgMzI2LjczNjczNl0gW2RybTp3YWl0X3BhbmVsX3Bvd2VyX2N5Y2xlXSBXYWl0 IGZvciBwYW5lbCBwb3dlciBjeWNsZQo+ID4gWyAgMzI3LjI3NjkwM10gW2RybTp3YWl0X3BhbmVs X3N0YXR1c10gbWFzayBiODAwMDAwZiB2YWx1ZSAwMDAwMDAwMCBzdGF0dXMgMDAwMDAwMDAgY29u dHJvbCBhYmNkMDAwMAo+ID4gWyAgMzI3LjI3NjkwOF0gW2RybTp3YWl0X3BhbmVsX3N0YXR1c10g V2FpdCBjb21wbGV0ZQo+ID4gWyAgMzI3LjI3NjkxNF0gW2RybTp3YWl0X3BhbmVsX29uXSBXYWl0 IGZvciBwYW5lbCBwb3dlciBvbgo+ID4gWyAgMzI3LjI3NjkxOV0gW2RybTp3YWl0X3BhbmVsX3N0 YXR1c10gbWFzayBiMDAwMDAwZiB2YWx1ZSA4MDAwMDAwOCBzdGF0dXMgMDAwMDAwMGEgY29udHJv bCBhYmNkMDAwMwo+ID4gWyAgMzI3LjQ5NzQ2N10gW2RybTp3YWl0X3BhbmVsX3N0YXR1c10gV2Fp dCBjb21wbGV0ZQo+ID4gWyAgMzI3LjQ5NzQ4N10gW2RybTplZHBfcGFuZWxfdmRkX29uXSBUdXJu aW5nIGVEUCBwb3J0IEEgVkREIG9uCj4gPiBbICAzMjcuNDk3NDk3XSBbZHJtOmVkcF9wYW5lbF92 ZGRfb25dIFBQX1NUQVRVUzogMHg4MDAwMDAwOCBQUF9DT05UUk9MOiAweGFiY2QwMDBiCj4gPiBb ICAzMjcuNDk4NzI3XSBbZHJtOmludGVsX2RwX3NldF9zaWduYWxfbGV2ZWxzXSBVc2luZyBzaWdu YWwgbGV2ZWxzIDAwMDAwMDAwCj4gPiBbICAzMjcuNDk4NzMxXSBbZHJtOmludGVsX2RwX3NldF9z aWduYWxfbGV2ZWxzXSBVc2luZyB2c3dpbmcgbGV2ZWwgMAo+ID4gWyAgMzI3LjQ5ODczM10gW2Ry bTppbnRlbF9kcF9zZXRfc2lnbmFsX2xldmVsc10gVXNpbmcgcHJlLWVtcGhhc2lzIGxldmVsIDAK PiA+IFsgIDMyNy40OTk0MzRdIFtkcm06aW50ZWxfZHBfc3RhcnRfbGlua190cmFpbl0gY2xvY2sg cmVjb3ZlcnkgT0sKPiA+IFsgIDMyNy41MDA0MzNdIFtkcm06aW50ZWxfZHBfY29tcGxldGVfbGlu a190cmFpbl0gQ2hhbm5lbCBFUSBkb25lLiBEUCBUcmFpbmluZyBzdWNjZXNzZnVsCj4gPiBbICAz MjcuNTAwNTY2XSBbZHJtOmludGVsX2VuYWJsZV9waXBlXSBlbmFibGluZyBwaXBlIEEKPiA+IFsg IDMyNy41MDA3NDhdIFtkcm06aW50ZWxfZWRwX2JhY2tsaWdodF9vbl0gCj4gPiBbICAzMjcuNTAw NzUxXSBbZHJtOmludGVsX3BhbmVsX2VuYWJsZV9iYWNrbGlnaHRdIHBpcGUgQQo+ID4gWyAgMzI3 LjUwMDc1N10gW2RybTppbnRlbF9wYW5lbF9hY3R1YWxseV9zZXRfYmFja2xpZ2h0XSBzZXQgYmFj a2xpZ2h0IFBXTSA9IDk3Ngo+ID4gWyAgMzI3LjU4MDUxNF0gW2RybTppbnRlbF9wc3JfZW5hYmxl XSBQU1Igbm90IHN1cHBvcnRlZCBieSB0aGlzIHBhbmVsCj4gPiBbICAzMjcuNTgwNTE2XSBbZHJt OmludGVsX2VkcF9kcnJzX2VuYWJsZV0gUGFuZWwgZG9lc24ndCBzdXBwb3J0IERSUlMKPiA+IFsg IDMyNy41ODM5OTZdIFtkcm06aW50ZWxfY29ubmVjdG9yX2NoZWNrX3N0YXRlXSBbQ09OTkVDVE9S OjM0OmVEUC0xXQo+ID4gWyAgMzI3LjU4NDAwNl0gW2RybTpjaGVja19lbmNvZGVyX3N0YXRlXSBb RU5DT0RFUjozMjpEQUMtMzJdCj4gPiBbICAzMjcuNTg0MDEwXSBbZHJtOmNoZWNrX2VuY29kZXJf c3RhdGVdIFtFTkNPREVSOjMzOlRNRFMtMzNdCj4gPiBbICAzMjcuNTg0MDEzXSBbZHJtOmNoZWNr X2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjQxOlRNRFMtNDFdCj4gPiBbICAzMjcuNTg0MDE2XSBb ZHJtOmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjIxXQo+ID4gWyAgMzI3LjU4NDAyOV0gW2RybTpj aGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyNV0KPiA+IFsgIDMyNy41ODQwMzFdIFtkcm06Y2hlY2tf Y3J0Y19zdGF0ZV0gW0NSVEM6MjldCj4gPiBbICAzMjcuNTg0MDMzXSBbZHJtOmNoZWNrX3NoYXJl ZF9kcGxsX3N0YXRlXSBXUlBMTCAxCj4gPiBbICAzMjcuNTg0MDM2XSBbZHJtOmNoZWNrX3NoYXJl ZF9kcGxsX3N0YXRlXSBXUlBMTCAyCj4gPiBbICAzMjcuNTg0MTI2XSBbZHJtOmludGVsX2JhY2ts aWdodF9kZXZpY2VfdXBkYXRlX3N0YXR1c10gdXBkYXRpbmcgaW50ZWxfYmFja2xpZ2h0LCBicmln aHRuZXNzPTQ4Lzk3Ngo+ID4gWyAgMzI3LjU4NDEzMF0gW2RybTppbnRlbF9wYW5lbF9hY3R1YWxs eV9zZXRfYmFja2xpZ2h0XSBzZXQgYmFja2xpZ2h0IFBXTSA9IDY2Cj4gPiBbICAzMzAuNTEwNDY4 XSBbZHJtOmVkcF9wYW5lbF92ZGRfb2ZmX3N5bmNdIFR1cm5pbmcgZURQIHBvcnQgQSBWREQgb2Zm Cj4gPiBbICAzMzAuNTEwNDc5XSBbZHJtOmVkcF9wYW5lbF92ZGRfb2ZmX3N5bmNdIFBQX1NUQVRV UzogMHg4MDAwMDAwOCBQUF9DT05UUk9MOiAweGFiY2QwMDA3Cj4gPiBbICAzNDYuODU3OTM5XSBb ZHJtOmNvbm5lY3RlZF9zaW5rX2NvbXB1dGVfYnBwXSBbQ09OTkVDVE9SOjM0OmVEUC0xXSBjaGVj a2luZyBmb3Igc2luayBicHAgY29uc3RyYWlucwo+ID4gWyAgMzQ2Ljg1Nzk0NF0gW2RybTpjb25u ZWN0ZWRfc2lua19jb21wdXRlX2JwcF0gY2xhbXBpbmcgZGlzcGxheSBicHAgKHdhcyAzNikgdG8g RURJRCByZXBvcnRlZCBtYXggb2YgMTgKPiA+IFsgIDM0Ni44NTc5NDhdIFtkcm06aW50ZWxfZHBf Y29tcHV0ZV9jb25maWddIERQIGxpbmsgY29tcHV0YXRpb24gd2l0aCBtYXggbGFuZSBjb3VudCAy IG1heCBidyAyNzAwMDAgcGl4ZWwgY2xvY2sgMTQzMDAwS0h6Cj4gPiBbICAzNDYuODU3OTUwXSBb ZHJtOmludGVsX2RwX2NvbXB1dGVfY29uZmlnXSBEUCBsaW5rIGJ3IDBhIGxhbmUgY291bnQgMiBj bG9jayAyNzAwMDAgYnBwIDE4Cj4gPiBbICAzNDYuODU3OTUxXSBbZHJtOmludGVsX2RwX2NvbXB1 dGVfY29uZmlnXSBEUCBsaW5rIGJ3IHJlcXVpcmVkIDI1NzQwMCBhdmFpbGFibGUgNDMyMDAwCj4g PiBbICAzNDYuODU3OTU0XSBbZHJtOmludGVsX21vZGVzZXRfcGlwZV9jb25maWddIHBsYW5lIGJw cDogMzYsIHBpcGUgYnBwOiAxOCwgZGl0aGVyaW5nOiAxCj4gPiBbICAzNDYuODU3OTU2XSBbZHJt OmludGVsX2R1bXBfcGlwZV9jb25maWddIFtDUlRDOjIxXVttb2Rlc2V0XSBjb25maWcgZmZmZjg4 MDBjNmZlMzAwMCBmb3IgcGlwZSBBCj4gPiBbICAzNDYuODU3OTU3XSBbZHJtOmludGVsX2R1bXBf cGlwZV9jb25maWddIGNwdV90cmFuc2NvZGVyOiBECj4gPiBbICAzNDYuODU3OTU5XSBbZHJtOmlu dGVsX2R1bXBfcGlwZV9jb25maWddIHBpcGUgYnBwOiAxOCwgZGl0aGVyaW5nOiAxCj4gPiBbICAz NDYuODU3OTYxXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGZkaS9wY2g6IDAsIGxhbmVz OiAwLCBnbWNoX206IDAsIGdtY2hfbjogMCwgbGlua19tOiAwLCBsaW5rX246IDAsIHR1OiAwCj4g PiBbICAzNDYuODU3OTYzXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGRwOiAxLCBnbWNo X206IDQ5OTgyMTIsIGdtY2hfbjogODM4ODYwOCwgbGlua19tOiAyNzc2NzgsIGxpbmtfbjogNTI0 Mjg4LCB0dTogNjQKPiA+IFsgIDM0Ni44NTc5NjVdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZp Z10gZHA6IDEsIGdtY2hfbTI6IDAsIGdtY2hfbjI6IDAsIGxpbmtfbTI6IDAsIGxpbmtfbjI6IDAs IHR1MjogMAo+ID4gWyAgMzQ2Ljg1Nzk2Nl0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBh dWRpbzogMCwgaW5mb2ZyYW1lczogMAo+ID4gWyAgMzQ2Ljg1Nzk2N10gW2RybTppbnRlbF9kdW1w X3BpcGVfY29uZmlnXSByZXF1ZXN0ZWQgbW9kZToKPiA+IFsgIDM0Ni44NTc5NzBdIFtkcm06ZHJt X21vZGVfZGVidWdfcHJpbnRtb2RlbGluZV0gTW9kZWxpbmUgMDoiMTkyMHgxMDgwIiA2MCAxNDMw MDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEwODIgMTA4NyAxMTQ0IDB4MCAweGEKPiA+IFsg IDM0Ni44NTc5NzJdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gYWRqdXN0ZWQgbW9kZToK PiA+IFsgIDM0Ni44NTc5NzRdIFtkcm06ZHJtX21vZGVfZGVidWdfcHJpbnRtb2RlbGluZV0gTW9k ZWxpbmUgMDoiMTkyMHgxMDgwIiA2MCAxNDMwMDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEw ODIgMTA4NyAxMTQ0IDB4NDggMHhhCj4gPiBbICAzNDYuODU3OTc2XSBbZHJtOmludGVsX2R1bXBf Y3J0Y190aW1pbmdzXSBjcnRjIHRpbWluZ3M6IDE0MzAwMCAxOTIwIDE5NjggMjAwMCAyMDgwIDEw ODAgMTA4MiAxMDg3IDExNDQsIHR5cGU6IDB4NDggZmxhZ3M6IDB4YQo+ID4gWyAgMzQ2Ljg1Nzk3 N10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwb3J0IGNsb2NrOiAyNzAwMDAKPiA+IFsg IDM0Ni44NTc5NzldIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGlwZSBzcmMgc2l6ZTog MTkyMHgxMDgwCj4gPiBbICAzNDYuODU3OTgwXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWdd IG51bV9zY2FsZXJzOiAwLCBzY2FsZXJfdXNlcnM6IDB4MCwgc2NhbGVyX2lkOiAwCj4gPiBbICAz NDYuODU3OTgyXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGdtY2ggcGZpdDogY29udHJv bDogMHgwMDAwMDAwMCwgcmF0aW9zOiAweDAwMDAwMDAwLCBsdmRzIGJvcmRlcjogMHgwMDAwMDAw MAo+ID4gWyAgMzQ2Ljg1Nzk4NF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwY2ggcGZp dDogcG9zOiAweDAwMDAwMDAwLCBzaXplOiAweDAwMDAwMDAwLCBkaXNhYmxlZAo+ID4gWyAgMzQ2 Ljg1Nzk4NV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBpcHM6IDAKPiA+IFsgIDM0Ni44 NTc5ODZdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZG91YmxlIHdpZGU6IDAKPiA+IFsg IDM0Ni44NTc5ODhdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZGRpX3BsbF9zZWw6IDUz Njg3MDkxMjsgZHBsbF9od19zdGF0ZTogd3JwbGw6IDB4MAo+ID4gWyAgMzQ2Ljg1Nzk4OV0gW2Ry bTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwbGFuZXMgb24gdGhpcyBjcnRjCj4gPiBbICAzNDYu ODU3OTkxXSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIFNUQU5EQVJEIFBMQU5FOjE4IHBs YW5lOiAwLjAgaWR4OiAwIGVuYWJsZWQKPiA+IFsgIDM0Ni44NTc5OTNdIFtkcm06aW50ZWxfZHVt cF9waXBlX2NvbmZpZ10gCUZCOjQ1LCBmYiA9IDE5MjB4MTA4MCBmb3JtYXQgPSAweDM0MzI1MjU4 Cj4gPiBbICAzNDYuODU3OTk1XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIAlzY2FsZXI6 MCBzcmMgKDAsIDApIDE5MjB4MTA4MCBkc3QgKDAsIDApIDE5MjB4MTA4MAo+ID4gWyAgMzQ2Ljg1 Nzk5N10gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBDVVJTT1IgUExBTkU6MjAgcGxhbmU6 IDAuMSBpZHg6IDEgZW5hYmxlZAo+ID4gWyAgMzQ2Ljg1Nzk5OF0gW2RybTppbnRlbF9kdW1wX3Bp cGVfY29uZmlnXSAJRkI6NDcsIGZiID0gNjR4NjQgZm9ybWF0ID0gMHgzNDMyNTI0MQo+ID4gWyAg MzQ2Ljg1ODAwMF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSAJc2NhbGVyOjAgc3JjICgw LCAwKSA2NHg2NCBkc3QgKDg0MSwgODUzKSA2NHg2NAo+ID4gWyAgMzQ2Ljg1ODAwMl0gW2RybTpp bnRlbF9kdW1wX3BpcGVfY29uZmlnXSBTVEFOREFSRCBQTEFORToyMiBwbGFuZTogMC4xIGlkeDog MiBkaXNhYmxlZCwgc2NhbGVyX2lkID0gMAo+ID4gWyAgMzQ2Ljg1ODAzMF0gW2RybTppbnRlbF9l ZHBfYmFja2xpZ2h0X29mZl0gCj4gPiBbICAzNDcuMDU4NjMyXSBbZHJtOmludGVsX3BhbmVsX2Fj dHVhbGx5X3NldF9iYWNrbGlnaHRdIHNldCBiYWNrbGlnaHQgUFdNID0gMAo+ID4gWyAgMzQ3LjA1 ODY1M10gW2RybTppbnRlbF9kaXNhYmxlX3BpcGVdIGRpc2FibGluZyBwaXBlIEEKPiA+IFsgIDM0 Ny4wNzQ1MDldIFtkcm06ZWRwX3BhbmVsX3ZkZF9vbl0gVHVybmluZyBlRFAgcG9ydCBBIFZERCBv bgo+ID4gWyAgMzQ3LjA3NDUyMV0gW2RybTplZHBfcGFuZWxfdmRkX29uXSBQUF9TVEFUVVM6IDB4 ODAwMDAwMDggUFBfQ09OVFJPTDogMHhhYmNkMDAwYgo+ID4gWyAgMzQ3LjA3NDc1Ml0gW2RybTpl ZHBfcGFuZWxfb2ZmXSBUdXJuIGVEUCBwb3J0IEEgcGFuZWwgcG93ZXIgb2ZmCj4gPiBbICAzNDcu MDc0NzU5XSBbZHJtOndhaXRfcGFuZWxfb2ZmXSBXYWl0IGZvciBwYW5lbCBwb3dlciBvZmYgdGlt ZQo+ID4gWyAgMzQ3LjA3NDc2NF0gW2RybTp3YWl0X3BhbmVsX3N0YXR1c10gbWFzayBiMDAwMDAw MCB2YWx1ZSAwMDAwMDAwMCBzdGF0dXMgODAwMDAwMDggY29udHJvbCBhYmNkMDAwMAo+ID4gWyAg MzQ3LjEzNTA5NF0gW2RybTp3YWl0X3BhbmVsX3N0YXR1c10gV2FpdCBjb21wbGV0ZQo+ID4gWyAg MzQ3LjEzNTE0NF0gW2RybTpjaGVja19lbmNvZGVyX3N0YXRlXSBbRU5DT0RFUjozMjpEQUMtMzJd Cj4gPiBbICAzNDcuMTM1MTQ4XSBbZHJtOmNoZWNrX2VuY29kZXJfc3RhdGVdIFtFTkNPREVSOjMz OlRNRFMtMzNdCj4gPiBbICAzNDcuMTM1MTUwXSBbZHJtOmNoZWNrX2VuY29kZXJfc3RhdGVdIFtF TkNPREVSOjQxOlRNRFMtNDFdCj4gPiBbICAzNDcuMTM1MTUzXSBbZHJtOmNoZWNrX2NydGNfc3Rh dGVdIFtDUlRDOjIxXQo+ID4gWyAgMzQ3LjEzNTE1N10gW2RybTpjaGVja19jcnRjX3N0YXRlXSBb Q1JUQzoyNV0KPiA+IFsgIDM0Ny4xMzUxNTldIFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6 MjldCj4gPiBbICAzNDcuMTM1MTYxXSBbZHJtOmNoZWNrX3NoYXJlZF9kcGxsX3N0YXRlXSBXUlBM TCAxCj4gPiBbICAzNDcuMTM1MTY0XSBbZHJtOmNoZWNrX3NoYXJlZF9kcGxsX3N0YXRlXSBXUlBM TCAyCj4gPiBbICAzNDcuMTM1MTcwXSBbZHJtOmNoZWNrX2VuY29kZXJfc3RhdGVdIFtFTkNPREVS OjMyOkRBQy0zMl0KPiA+IFsgIDM0Ny4xMzUxNzJdIFtkcm06Y2hlY2tfZW5jb2Rlcl9zdGF0ZV0g W0VOQ09ERVI6MzM6VE1EUy0zM10KPiA+IFsgIDM0Ny4xMzUxNzRdIFtkcm06Y2hlY2tfZW5jb2Rl cl9zdGF0ZV0gW0VOQ09ERVI6NDE6VE1EUy00MV0KPiA+IFsgIDM0Ny4xMzUxNzZdIFtkcm06Y2hl Y2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjFdCj4gPiBbICAzNDcuMTM1MTgwXSBbZHJtOmNoZWNrX2Ny dGNfc3RhdGVdIFtDUlRDOjI1XQo+ID4gWyAgMzQ3LjEzNTE4MV0gW2RybTpjaGVja19jcnRjX3N0 YXRlXSBbQ1JUQzoyOV0KPiA+IFsgIDM0Ny4xMzUxODNdIFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxf c3RhdGVdIFdSUExMIDEKPiA+IFsgIDM0Ny4xMzUxODVdIFtkcm06Y2hlY2tfc2hhcmVkX2RwbGxf c3RhdGVdIFdSUExMIDIKPiA+IFsgIDM0Ny4xMzUyMjRdIFtkcm06aW50ZWxfYmFja2xpZ2h0X2Rl dmljZV91cGRhdGVfc3RhdHVzXSB1cGRhdGluZyBpbnRlbF9iYWNrbGlnaHQsIGJyaWdodG5lc3M9 MC85NzYKPiA+IFsgIDM1Ni4wMDYwODFdIFtkcm06ZHJtX21vZGVfc2V0Y3J0Y10gW0NSVEM6MjFd Cj4gPiBbICAzNTYuMDA2MDkyXSBbZHJtOmRybV9tb2RlX3NldGNydGNdIFtDT05ORUNUT1I6MzQ6 ZURQLTFdCj4gPiBbICAzNTYuMDA2MDk1XSBbZHJtOmludGVsX2NydGNfc2V0X2NvbmZpZ10gW0NS VEM6MjFdIFtGQjo0NV0gI2Nvbm5lY3RvcnM9MSAoeCB5KSAoMCAwKQo+ID4gWyAgMzU2LjAwNjEw MV0gW2RybTppbnRlbF9tb2Rlc2V0X3N0YWdlX291dHB1dF9zdGF0ZV0gW0NPTk5FQ1RPUjozNDpl RFAtMV0gdG8gW0NSVEM6MjFdCj4gPiBbICAzNTYuMDA2MTEwXSBbZHJtOmNvbm5lY3RlZF9zaW5r X2NvbXB1dGVfYnBwXSBbQ09OTkVDVE9SOjM0OmVEUC0xXSBjaGVja2luZyBmb3Igc2luayBicHAg Y29uc3RyYWlucwo+ID4gWyAgMzU2LjAwNjExMl0gW2RybTpjb25uZWN0ZWRfc2lua19jb21wdXRl X2JwcF0gY2xhbXBpbmcgZGlzcGxheSBicHAgKHdhcyAzNikgdG8gRURJRCByZXBvcnRlZCBtYXgg b2YgMTgKPiA+IFsgIDM1Ni4wMDYxMTVdIFtkcm06aW50ZWxfZHBfY29tcHV0ZV9jb25maWddIERQ IGxpbmsgY29tcHV0YXRpb24gd2l0aCBtYXggbGFuZSBjb3VudCAyIG1heCBidyAyNzAwMDAgcGl4 ZWwgY2xvY2sgMTQzMDAwS0h6Cj4gPiBbICAzNTYuMDA2MTE4XSBbZHJtOmludGVsX2RwX2NvbXB1 dGVfY29uZmlnXSBEUCBsaW5rIGJ3IDBhIGxhbmUgY291bnQgMiBjbG9jayAyNzAwMDAgYnBwIDE4 Cj4gPiBbICAzNTYuMDA2MTE5XSBbZHJtOmludGVsX2RwX2NvbXB1dGVfY29uZmlnXSBEUCBsaW5r IGJ3IHJlcXVpcmVkIDI1NzQwMCBhdmFpbGFibGUgNDMyMDAwCj4gPiBbICAzNTYuMDA2MTIyXSBb ZHJtOmludGVsX21vZGVzZXRfcGlwZV9jb25maWddIHBsYW5lIGJwcDogMzYsIHBpcGUgYnBwOiAx OCwgZGl0aGVyaW5nOiAxCj4gPiBbICAzNTYuMDA2MTI0XSBbZHJtOmludGVsX2R1bXBfcGlwZV9j b25maWddIFtDUlRDOjIxXVttb2Rlc2V0XSBjb25maWcgZmZmZjg4MDQwYjg4MzAwMCBmb3IgcGlw ZSBBCj4gPiBbICAzNTYuMDA2MTI1XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGNwdV90 cmFuc2NvZGVyOiBECj4gPiBbICAzNTYuMDA2MTI3XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25m aWddIHBpcGUgYnBwOiAxOCwgZGl0aGVyaW5nOiAxCj4gPiBbICAzNTYuMDA2MTI5XSBbZHJtOmlu dGVsX2R1bXBfcGlwZV9jb25maWddIGZkaS9wY2g6IDAsIGxhbmVzOiAwLCBnbWNoX206IDAsIGdt Y2hfbjogMCwgbGlua19tOiAwLCBsaW5rX246IDAsIHR1OiAwCj4gPiBbICAzNTYuMDA2MTMxXSBb ZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIGRwOiAxLCBnbWNoX206IDQ5OTgyMTIsIGdtY2hf bjogODM4ODYwOCwgbGlua19tOiAyNzc2NzgsIGxpbmtfbjogNTI0Mjg4LCB0dTogNjQKPiA+IFsg IDM1Ni4wMDYxMzNdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZHA6IDEsIGdtY2hfbTI6 IDAsIGdtY2hfbjI6IDAsIGxpbmtfbTI6IDAsIGxpbmtfbjI6IDAsIHR1MjogMAo+ID4gWyAgMzU2 LjAwNjEzNF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBhdWRpbzogMCwgaW5mb2ZyYW1l czogMAo+ID4gWyAgMzU2LjAwNjEzNV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSByZXF1 ZXN0ZWQgbW9kZToKPiA+IFsgIDM1Ni4wMDYxMzhdIFtkcm06ZHJtX21vZGVfZGVidWdfcHJpbnRt b2RlbGluZV0gTW9kZWxpbmUgMDoiMTkyMHgxMDgwIiA2MCAxNDMwMDAgMTkyMCAxOTY4IDIwMDAg MjA4MCAxMDgwIDEwODIgMTA4NyAxMTQ0IDB4MCAweGEKPiA+IFsgIDM1Ni4wMDYxMzldIFtkcm06 aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gYWRqdXN0ZWQgbW9kZToKPiA+IFsgIDM1Ni4wMDYxNDJd IFtkcm06ZHJtX21vZGVfZGVidWdfcHJpbnRtb2RlbGluZV0gTW9kZWxpbmUgMDoiMTkyMHgxMDgw IiA2MCAxNDMwMDAgMTkyMCAxOTY4IDIwMDAgMjA4MCAxMDgwIDEwODIgMTA4NyAxMTQ0IDB4NDgg MHhhCj4gPiBbICAzNTYuMDA2MTQ0XSBbZHJtOmludGVsX2R1bXBfY3J0Y190aW1pbmdzXSBjcnRj IHRpbWluZ3M6IDE0MzAwMCAxOTIwIDE5NjggMjAwMCAyMDgwIDEwODAgMTA4MiAxMDg3IDExNDQs IHR5cGU6IDB4NDggZmxhZ3M6IDB4YQo+ID4gWyAgMzU2LjAwNjE0NV0gW2RybTppbnRlbF9kdW1w X3BpcGVfY29uZmlnXSBwb3J0IGNsb2NrOiAyNzAwMDAKPiA+IFsgIDM1Ni4wMDYxNDZdIFtkcm06 aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gcGlwZSBzcmMgc2l6ZTogMTkyMHgxMDgwCj4gPiBbICAz NTYuMDA2MTQ4XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIG51bV9zY2FsZXJzOiAwLCBz Y2FsZXJfdXNlcnM6IDB4MCwgc2NhbGVyX2lkOiAwCj4gPiBbICAzNTYuMDA2MTUwXSBbZHJtOmlu dGVsX2R1bXBfcGlwZV9jb25maWddIGdtY2ggcGZpdDogY29udHJvbDogMHgwMDAwMDAwMCwgcmF0 aW9zOiAweDAwMDAwMDAwLCBsdmRzIGJvcmRlcjogMHgwMDAwMDAwMAo+ID4gWyAgMzU2LjAwNjE1 MV0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29uZmlnXSBwY2ggcGZpdDogcG9zOiAweDAwMDAwMDAw LCBzaXplOiAweDAwMDAwMDAwLCBkaXNhYmxlZAo+ID4gWyAgMzU2LjAwNjE1M10gW2RybTppbnRl bF9kdW1wX3BpcGVfY29uZmlnXSBpcHM6IDAKPiA+IFsgIDM1Ni4wMDYxNTRdIFtkcm06aW50ZWxf ZHVtcF9waXBlX2NvbmZpZ10gZG91YmxlIHdpZGU6IDAKPiA+IFsgIDM1Ni4wMDYxNTVdIFtkcm06 aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gZGRpX3BsbF9zZWw6IDUzNjg3MDkxMjsgZHBsbF9od19z dGF0ZTogd3JwbGw6IDB4MAo+ID4gWyAgMzU2LjAwNjE1N10gW2RybTppbnRlbF9kdW1wX3BpcGVf Y29uZmlnXSBwbGFuZXMgb24gdGhpcyBjcnRjCj4gPiBbICAzNTYuMDA2MTU4XSBbZHJtOmludGVs X2R1bXBfcGlwZV9jb25maWddIFNUQU5EQVJEIFBMQU5FOjE4IHBsYW5lOiAwLjAgaWR4OiAwIGVu YWJsZWQKPiA+IFsgIDM1Ni4wMDYxNjBdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gCUZC OjQ1LCBmYiA9IDE5MjB4MTA4MCBmb3JtYXQgPSAweDM0MzI1MjU4Cj4gPiBbICAzNTYuMDA2MTYy XSBbZHJtOmludGVsX2R1bXBfcGlwZV9jb25maWddIAlzY2FsZXI6MCBzcmMgKDAsIDApIDB4MCBk c3QgKDAsIDApIDB4MAo+ID4gWyAgMzU2LjAwNjE2NF0gW2RybTppbnRlbF9kdW1wX3BpcGVfY29u ZmlnXSBDVVJTT1IgUExBTkU6MjAgcGxhbmU6IDAuMSBpZHg6IDEgZGlzYWJsZWQsIHNjYWxlcl9p ZCA9IDAKPiA+IFsgIDM1Ni4wMDYxNjZdIFtkcm06aW50ZWxfZHVtcF9waXBlX2NvbmZpZ10gU1RB TkRBUkQgUExBTkU6MjIgcGxhbmU6IDAuMSBpZHg6IDIgZGlzYWJsZWQsIHNjYWxlcl9pZCA9IDAK PiA+IFsgIDM1Ni4wMDYyMDRdIFtkcm06ZWRwX3BhbmVsX29uXSBUdXJuIGVEUCBwb3J0IEEgcGFu ZWwgcG93ZXIgb24KPiA+IFsgIDM1Ni4wMDYyMDhdIFtkcm06d2FpdF9wYW5lbF9wb3dlcl9jeWNs ZV0gV2FpdCBmb3IgcGFuZWwgcG93ZXIgY3ljbGUKPiA+IFsgIDM1Ni4wMDYyMTJdIFtkcm06d2Fp dF9wYW5lbF9zdGF0dXNdIG1hc2sgYjgwMDAwMGYgdmFsdWUgMDAwMDAwMDAgc3RhdHVzIDAwMDAw MDAwIGNvbnRyb2wgYWJjZDAwMDAKPiA+IFsgIDM1Ni4wMDYyMTVdIFtkcm06d2FpdF9wYW5lbF9z dGF0dXNdIFdhaXQgY29tcGxldGUKPiA+IFsgIDM1Ni4wMDYyMTldIFtkcm06d2FpdF9wYW5lbF9v bl0gV2FpdCBmb3IgcGFuZWwgcG93ZXIgb24KPiA+IFsgIDM1Ni4wMDYyMjRdIFtkcm06d2FpdF9w YW5lbF9zdGF0dXNdIG1hc2sgYjAwMDAwMGYgdmFsdWUgODAwMDAwMDggc3RhdHVzIDAwMDAwMDBh IGNvbnRyb2wgYWJjZDAwMDMKPiA+IFsgIDM1Ni4yMDcxMzNdIFtkcm06d2FpdF9wYW5lbF9zdGF0 dXNdIFdhaXQgY29tcGxldGUKPiA+IFsgIDM1Ni4yMDcxNTNdIFtkcm06ZWRwX3BhbmVsX3ZkZF9v bl0gVHVybmluZyBlRFAgcG9ydCBBIFZERCBvbgo+ID4gWyAgMzU2LjIwNzE2M10gW2RybTplZHBf cGFuZWxfdmRkX29uXSBQUF9TVEFUVVM6IDB4ODAwMDAwMDggUFBfQ09OVFJPTDogMHhhYmNkMDAw Ygo+ID4gWyAgMzU2LjIwODM3Ml0gW2RybTppbnRlbF9kcF9zZXRfc2lnbmFsX2xldmVsc10gVXNp bmcgc2lnbmFsIGxldmVscyAwMDAwMDAwMAo+ID4gWyAgMzU2LjIwODM3NV0gW2RybTppbnRlbF9k cF9zZXRfc2lnbmFsX2xldmVsc10gVXNpbmcgdnN3aW5nIGxldmVsIDAKPiA+IFsgIDM1Ni4yMDgz NzZdIFtkcm06aW50ZWxfZHBfc2V0X3NpZ25hbF9sZXZlbHNdIFVzaW5nIHByZS1lbXBoYXNpcyBs ZXZlbCAwCj4gPiBbICAzNTYuMjA5MTI3XSBbZHJtOmludGVsX2RwX3N0YXJ0X2xpbmtfdHJhaW5d IGNsb2NrIHJlY292ZXJ5IE9LCj4gPiBbICAzNTYuMjEwMTI0XSBbZHJtOmludGVsX2RwX2NvbXBs ZXRlX2xpbmtfdHJhaW5dIENoYW5uZWwgRVEgZG9uZS4gRFAgVHJhaW5pbmcgc3VjY2Vzc2Z1bAo+ ID4gWyAgMzU2LjIxMDI1Ml0gW2RybTppbnRlbF9lbmFibGVfcGlwZV0gZW5hYmxpbmcgcGlwZSBB Cj4gPiBbICAzNTYuMjEwNDY3XSBbZHJtOmludGVsX2VkcF9iYWNrbGlnaHRfb25dIAo+ID4gWyAg MzU2LjIxMDQ3MF0gW2RybTppbnRlbF9wYW5lbF9lbmFibGVfYmFja2xpZ2h0XSBwaXBlIEEKPiA+ IFsgIDM1Ni4yMTA0NzVdIFtkcm06aW50ZWxfcGFuZWxfYWN0dWFsbHlfc2V0X2JhY2tsaWdodF0g c2V0IGJhY2tsaWdodCBQV00gPSA5NzYKPiA+IFsgIDM1Ni4yODg3OTRdIFtkcm06aW50ZWxfcHNy X2VuYWJsZV0gUFNSIG5vdCBzdXBwb3J0ZWQgYnkgdGhpcyBwYW5lbAo+ID4gWyAgMzU2LjI4ODc5 OV0gW2RybTppbnRlbF9lZHBfZHJyc19lbmFibGVdIFBhbmVsIGRvZXNuJ3Qgc3VwcG9ydCBEUlJT Cj4gPiBbICAzNTYuMjkzNzM0XSBbZHJtOmludGVsX2Nvbm5lY3Rvcl9jaGVja19zdGF0ZV0gW0NP Tk5FQ1RPUjozNDplRFAtMV0KPiA+IFsgIDM1Ni4yOTM3NDNdIFtkcm06Y2hlY2tfZW5jb2Rlcl9z dGF0ZV0gW0VOQ09ERVI6MzI6REFDLTMyXQo+ID4gWyAgMzU2LjI5Mzc0NV0gW2RybTpjaGVja19l bmNvZGVyX3N0YXRlXSBbRU5DT0RFUjozMzpUTURTLTMzXQo+ID4gWyAgMzU2LjI5Mzc0OF0gW2Ry bTpjaGVja19lbmNvZGVyX3N0YXRlXSBbRU5DT0RFUjo0MTpUTURTLTQxXQo+ID4gWyAgMzU2LjI5 Mzc1MV0gW2RybTpjaGVja19jcnRjX3N0YXRlXSBbQ1JUQzoyMV0KPiA+IFsgIDM1Ni4yOTM3NjVd IFtkcm06Y2hlY2tfY3J0Y19zdGF0ZV0gW0NSVEM6MjVdCj4gPiBbICAzNTYuMjkzNzY3XSBbZHJt OmNoZWNrX2NydGNfc3RhdGVdIFtDUlRDOjI5XQo+ID4gWyAgMzU2LjI5Mzc2OV0gW2RybTpjaGVj a19zaGFyZWRfZHBsbF9zdGF0ZV0gV1JQTEwgMQo+ID4gWyAgMzU2LjI5Mzc3Ml0gW2RybTpjaGVj a19zaGFyZWRfZHBsbF9zdGF0ZV0gV1JQTEwgMgo+ID4gWyAgMzU2LjI5NDkwOF0gW2RybTppbnRl bF9iYWNrbGlnaHRfZGV2aWNlX3VwZGF0ZV9zdGF0dXNdIHVwZGF0aW5nIGludGVsX2JhY2tsaWdo dCwgYnJpZ2h0bmVzcz00OC85NzYKPiA+IFsgIDM1Ni4yOTQ5MTJdIFtkcm06aW50ZWxfcGFuZWxf YWN0dWFsbHlfc2V0X2JhY2tsaWdodF0gc2V0IGJhY2tsaWdodCBQV00gPSA2Ngo+ID4gWyAgMzU5 LjIxNTMyN10gW2RybTplZHBfcGFuZWxfdmRkX29mZl9zeW5jXSBUdXJuaW5nIGVEUCBwb3J0IEEg VkREIG9mZgo+ID4gWyAgMzU5LjIxNTMzOV0gW2RybTplZHBfcGFuZWxfdmRkX29mZl9zeW5jXSBQ UF9TVEFUVVM6IDB4ODAwMDAwMDggUFBfQ09OVFJPTDogMHhhYmNkMDAwNwo+ID4gCj4gPiAKPiA+ IAktc3MKPiAKPiAtLSAKPiBEYW5pZWwgVmV0dGVyCj4gU29mdHdhcmUgRW5naW5lZXIsIEludGVs IENvcnBvcmF0aW9uCj4gaHR0cDovL2Jsb2cuZmZ3bGwuY2gKPiAKX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcgbGlzdApkcmkt ZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHA6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcv bWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753273AbbGOLNr (ORCPT ); Wed, 15 Jul 2015 07:13:47 -0400 Received: from mail-pd0-f179.google.com ([209.85.192.179]:34618 "EHLO mail-pd0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752611AbbGOLNp (ORCPT ); Wed, 15 Jul 2015 07:13:45 -0400 Date: Wed, 15 Jul 2015 20:12:52 +0900 From: Sergey Senozhatsky To: Daniel Vetter Cc: Sergey Senozhatsky , David Airlie , intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: Re: [Intel-gfx] [-next] WARNING at i915_gem_track_fb Message-ID: <20150715111252.GA3998@swordfish> References: <20150713125139.GA562@swordfish> <20150713143549.GM3736@phenom.ffwll.local> <20150713144415.GA27052@swordfish> <20150713150506.GW3736@phenom.ffwll.local> <20150714113950.GA389@swordfish> <20150714124425.GZ3736@phenom.ffwll.local> <20150714134142.GA556@swordfish> <20150714151156.GC3736@phenom.ffwll.local> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20150714151156.GC3736@phenom.ffwll.local> User-Agent: Mutt/1.5.23+102 (2ca89bed6448) (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On (07/14/15 17:11), Daniel Vetter wrote: > Have you forwarded to a more recent -nightly? I just merged a patch which > might have fixed this ... > Hello, yep, I use the most recent -next usually (update it everyday), when it boots. I can't reproduce the problem so far, hopefully the commit you mentioned above does fix it. I'll keep any eye and report back if it will return. Thanks. -ss > > > > sometimes `xset dpms force off' just turns off the panel for a second, > > sometimes -- until I generate a `wakeup' event (key press, etc.) > > part of dmesg (no WARNING yet) > > > > [ 253.699215] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 253.699217] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 253.699219] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 253.699221] [drm:check_crtc_state] [CRTC:21] > > [ 253.699225] [drm:check_crtc_state] [CRTC:25] > > [ 253.699226] [drm:check_crtc_state] [CRTC:29] > > [ 253.699228] [drm:check_shared_dpll_state] WRPLL 1 > > [ 253.699230] [drm:check_shared_dpll_state] WRPLL 2 > > [ 253.699270] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=0/976 > > [ 256.612288] [drm:drm_mode_setcrtc] [CRTC:21] > > [ 256.612299] [drm:drm_mode_setcrtc] [CONNECTOR:34:eDP-1] > > [ 256.612302] [drm:intel_crtc_set_config] [CRTC:21] [FB:45] #connectors=1 (x y) (0 0) > > [ 256.612308] [drm:intel_modeset_stage_output_state] [CONNECTOR:34:eDP-1] to [CRTC:21] > > [ 256.612317] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 256.612318] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 256.612322] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 256.612324] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 256.612326] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 256.612328] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 256.612331] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff8800c6683400 for pipe A > > [ 256.612332] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 256.612333] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 256.612335] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 256.612337] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 256.612339] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 256.612340] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 256.612342] [drm:intel_dump_pipe_config] requested mode: > > [ 256.612344] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 256.612346] [drm:intel_dump_pipe_config] adjusted mode: > > [ 256.612348] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 256.612350] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 256.612351] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 256.612353] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 256.612354] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 256.612356] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 256.612358] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 256.612359] [drm:intel_dump_pipe_config] ips: 0 > > [ 256.612360] [drm:intel_dump_pipe_config] double wide: 0 > > [ 256.612362] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 256.612363] [drm:intel_dump_pipe_config] planes on this crtc > > [ 256.612365] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 256.612367] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 256.612369] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 0x0 dst (0, 0) 0x0 > > [ 256.612371] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 disabled, scaler_id = 0 > > [ 256.612372] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 256.612425] [drm:edp_panel_on] Turn eDP port A panel power on > > [ 256.612429] [drm:wait_panel_power_cycle] Wait for panel power cycle > > [ 256.612433] [drm:wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000 > > [ 256.612436] [drm:wait_panel_status] Wait complete > > [ 256.612441] [drm:wait_panel_on] Wait for panel power on > > [ 256.612445] [drm:wait_panel_status] mask b000000f value 80000008 status 0000000a control abcd0003 > > [ 256.820170] [drm:wait_panel_status] Wait complete > > [ 256.820188] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 256.820198] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 256.821378] [drm:intel_dp_set_signal_levels] Using signal levels 00000000 > > [ 256.821381] [drm:intel_dp_set_signal_levels] Using vswing level 0 > > [ 256.821382] [drm:intel_dp_set_signal_levels] Using pre-emphasis level 0 > > [ 256.822078] [drm:intel_dp_start_link_train] clock recovery OK > > [ 256.823078] [drm:intel_dp_complete_link_train] Channel EQ done. DP Training successful > > [ 256.823193] [drm:intel_enable_pipe] enabling pipe A > > [ 256.823373] [drm:intel_edp_backlight_on] > > [ 256.823376] [drm:intel_panel_enable_backlight] pipe A > > [ 256.823382] [drm:intel_panel_actually_set_backlight] set backlight PWM = 976 > > [ 256.902952] [drm:intel_psr_enable] PSR not supported by this panel > > [ 256.902957] [drm:intel_edp_drrs_enable] Panel doesn't support DRRS > > [ 256.906664] [drm:intel_connector_check_state] [CONNECTOR:34:eDP-1] > > [ 256.906672] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 256.906675] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 256.906678] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 256.906681] [drm:check_crtc_state] [CRTC:21] > > [ 256.906694] [drm:check_crtc_state] [CRTC:25] > > [ 256.906696] [drm:check_crtc_state] [CRTC:29] > > [ 256.906699] [drm:check_shared_dpll_state] WRPLL 1 > > [ 256.906701] [drm:check_shared_dpll_state] WRPLL 2 > > [ 256.907526] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=48/976 > > [ 256.907530] [drm:intel_panel_actually_set_backlight] set backlight PWM = 66 > > [ 259.832755] [drm:edp_panel_vdd_off_sync] Turning eDP port A VDD off > > [ 259.832766] [drm:edp_panel_vdd_off_sync] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd0007 > > [ 319.905770] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 319.905774] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 319.905779] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 319.905781] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 319.905783] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 319.905785] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 319.905788] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff88041719ec00 for pipe A > > [ 319.905789] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 319.905790] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 319.905792] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 319.905794] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 319.905796] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 319.905797] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 319.905798] [drm:intel_dump_pipe_config] requested mode: > > [ 319.905801] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 319.905802] [drm:intel_dump_pipe_config] adjusted mode: > > [ 319.905805] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 319.905807] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 319.905808] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 319.905810] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 319.905811] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 319.905813] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 319.905815] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 319.905816] [drm:intel_dump_pipe_config] ips: 0 > > [ 319.905817] [drm:intel_dump_pipe_config] double wide: 0 > > [ 319.905819] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 319.905820] [drm:intel_dump_pipe_config] planes on this crtc > > [ 319.905822] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 319.905823] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 319.905826] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 1920x1080 dst (0, 0) 1920x1080 > > [ 319.905827] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 enabled > > [ 319.905829] [drm:intel_dump_pipe_config] FB:47, fb = 64x64 format = 0x34325241 > > [ 319.905831] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 64x64 dst (834, 885) 64x64 > > [ 319.905833] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 319.905861] [drm:intel_edp_backlight_off] > > [ 320.109032] [drm:intel_panel_actually_set_backlight] set backlight PWM = 0 > > [ 320.109052] [drm:intel_disable_pipe] disabling pipe A > > [ 320.126997] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 320.127010] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 320.127242] [drm:edp_panel_off] Turn eDP port A panel power off > > [ 320.127249] [drm:wait_panel_off] Wait for panel power off time > > [ 320.127254] [drm:wait_panel_status] mask b0000000 value 00000000 status 80000008 control abcd0000 > > [ 320.187583] [drm:wait_panel_status] Wait complete > > [ 320.187632] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 320.187636] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 320.187638] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 320.187641] [drm:check_crtc_state] [CRTC:21] > > [ 320.187645] [drm:check_crtc_state] [CRTC:25] > > [ 320.187647] [drm:check_crtc_state] [CRTC:29] > > [ 320.187649] [drm:check_shared_dpll_state] WRPLL 1 > > [ 320.187651] [drm:check_shared_dpll_state] WRPLL 2 > > [ 320.187657] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 320.187660] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 320.187662] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 320.187664] [drm:check_crtc_state] [CRTC:21] > > [ 320.187667] [drm:check_crtc_state] [CRTC:25] > > [ 320.187669] [drm:check_crtc_state] [CRTC:29] > > [ 320.187671] [drm:check_shared_dpll_state] WRPLL 1 > > [ 320.187673] [drm:check_shared_dpll_state] WRPLL 2 > > [ 320.187712] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=0/976 > > [ 320.187784] [drm:drm_mode_setcrtc] [CRTC:21] > > [ 320.187792] [drm:drm_mode_setcrtc] [CONNECTOR:34:eDP-1] > > [ 320.187794] [drm:intel_crtc_set_config] [CRTC:21] [FB:45] #connectors=1 (x y) (0 0) > > [ 320.187799] [drm:intel_modeset_stage_output_state] [CONNECTOR:34:eDP-1] to [CRTC:21] > > [ 320.187807] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 320.187809] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 320.187812] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 320.187814] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 320.187816] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 320.187818] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 320.187820] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff88040b881c00 for pipe A > > [ 320.187822] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 320.187823] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 320.187825] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 320.187827] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 320.187829] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 320.187830] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 320.187831] [drm:intel_dump_pipe_config] requested mode: > > [ 320.187834] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 320.187835] [drm:intel_dump_pipe_config] adjusted mode: > > [ 320.187837] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 320.187840] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 320.187841] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 320.187842] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 320.187844] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 320.187846] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 320.187847] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 320.187849] [drm:intel_dump_pipe_config] ips: 0 > > [ 320.187850] [drm:intel_dump_pipe_config] double wide: 0 > > [ 320.187851] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 320.187853] [drm:intel_dump_pipe_config] planes on this crtc > > [ 320.187854] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 320.187856] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 320.187858] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 0x0 dst (0, 0) 0x0 > > [ 320.187860] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 disabled, scaler_id = 0 > > [ 320.187862] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 320.187898] [drm:edp_panel_on] Turn eDP port A panel power on > > [ 320.187902] [drm:wait_panel_power_cycle] Wait for panel power cycle > > [ 320.729710] [drm:wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000 > > [ 320.729716] [drm:wait_panel_status] Wait complete > > [ 320.729722] [drm:wait_panel_on] Wait for panel power on > > [ 320.729726] [drm:wait_panel_status] mask b000000f value 80000008 status 0000000a control abcd0003 > > [ 320.930809] [drm:wait_panel_status] Wait complete > > [ 320.930828] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 320.930838] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 320.932056] [drm:intel_dp_set_signal_levels] Using signal levels 00000000 > > [ 320.932058] [drm:intel_dp_set_signal_levels] Using vswing level 0 > > [ 320.932060] [drm:intel_dp_set_signal_levels] Using pre-emphasis level 0 > > [ 320.932758] [drm:intel_dp_start_link_train] clock recovery OK > > [ 320.933750] [drm:intel_dp_complete_link_train] Channel EQ done. DP Training successful > > [ 320.933871] [drm:intel_enable_pipe] enabling pipe A > > [ 320.934063] [drm:intel_edp_backlight_on] > > [ 320.934066] [drm:intel_panel_enable_backlight] pipe A > > [ 320.934072] [drm:intel_panel_actually_set_backlight] set backlight PWM = 976 > > [ 321.013306] [drm:intel_psr_enable] PSR not supported by this panel > > [ 321.013308] [drm:intel_edp_drrs_enable] Panel doesn't support DRRS > > [ 321.017360] [drm:intel_connector_check_state] [CONNECTOR:34:eDP-1] > > [ 321.017369] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 321.017372] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 321.017375] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 321.017377] [drm:check_crtc_state] [CRTC:21] > > [ 321.017391] [drm:check_crtc_state] [CRTC:25] > > [ 321.017393] [drm:check_crtc_state] [CRTC:29] > > [ 321.017395] [drm:check_shared_dpll_state] WRPLL 1 > > [ 321.017398] [drm:check_shared_dpll_state] WRPLL 2 > > [ 321.017503] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=48/976 > > [ 321.017508] [drm:intel_panel_actually_set_backlight] set backlight PWM = 66 > > [ 323.943206] [drm:edp_panel_vdd_off_sync] Turning eDP port A VDD off > > [ 323.943216] [drm:edp_panel_vdd_off_sync] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd0007 > > [ 324.433936] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 324.433941] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 324.433945] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 324.433947] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 324.433949] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 324.433952] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 324.433954] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff88041719dc00 for pipe A > > [ 324.433955] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 324.433956] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 324.433958] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 324.433960] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 324.433962] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 324.433963] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 324.433965] [drm:intel_dump_pipe_config] requested mode: > > [ 324.433968] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 324.433969] [drm:intel_dump_pipe_config] adjusted mode: > > [ 324.433971] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 324.433973] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 324.433975] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 324.433976] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 324.433978] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 324.433979] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 324.433981] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 324.433982] [drm:intel_dump_pipe_config] ips: 0 > > [ 324.433983] [drm:intel_dump_pipe_config] double wide: 0 > > [ 324.433985] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 324.433986] [drm:intel_dump_pipe_config] planes on this crtc > > [ 324.433988] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 324.433990] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 324.433992] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 1920x1080 dst (0, 0) 1920x1080 > > [ 324.433994] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 enabled > > [ 324.433996] [drm:intel_dump_pipe_config] FB:47, fb = 64x64 format = 0x34325241 > > [ 324.433998] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 64x64 dst (834, 885) 64x64 > > [ 324.434000] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 324.434026] [drm:intel_edp_backlight_off] > > [ 324.637337] [drm:intel_panel_actually_set_backlight] set backlight PWM = 0 > > [ 324.637357] [drm:intel_disable_pipe] disabling pipe A > > [ 324.649034] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 324.649046] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 324.649281] [drm:edp_panel_off] Turn eDP port A panel power off > > [ 324.649288] [drm:wait_panel_off] Wait for panel power off time > > [ 324.649293] [drm:wait_panel_status] mask b0000000 value 00000000 status a0000003 control abcd0000 > > [ 324.700885] [drm:wait_panel_status] Wait complete > > [ 324.700937] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 324.700940] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 324.700943] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 324.700945] [drm:check_crtc_state] [CRTC:21] > > [ 324.700949] [drm:check_crtc_state] [CRTC:25] > > [ 324.700951] [drm:check_crtc_state] [CRTC:29] > > [ 324.700953] [drm:check_shared_dpll_state] WRPLL 1 > > [ 324.700956] [drm:check_shared_dpll_state] WRPLL 2 > > [ 324.700962] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 324.700964] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 324.700966] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 324.700968] [drm:check_crtc_state] [CRTC:21] > > [ 324.700972] [drm:check_crtc_state] [CRTC:25] > > [ 324.700973] [drm:check_crtc_state] [CRTC:29] > > [ 324.700975] [drm:check_shared_dpll_state] WRPLL 1 > > [ 324.700977] [drm:check_shared_dpll_state] WRPLL 2 > > [ 324.701016] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=0/976 > > [ 324.701086] [drm:drm_mode_setcrtc] [CRTC:21] > > [ 324.701093] [drm:drm_mode_setcrtc] [CONNECTOR:34:eDP-1] > > [ 324.701095] [drm:intel_crtc_set_config] [CRTC:21] [FB:45] #connectors=1 (x y) (0 0) > > [ 324.701101] [drm:intel_modeset_stage_output_state] [CONNECTOR:34:eDP-1] to [CRTC:21] > > [ 324.701109] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 324.701111] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 324.701114] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 324.701116] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 324.701118] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 324.701120] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 324.701122] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff88041719dc00 for pipe A > > [ 324.701124] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 324.701125] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 324.701127] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 324.701129] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 324.701131] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 324.701132] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 324.701134] [drm:intel_dump_pipe_config] requested mode: > > [ 324.701136] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 324.701138] [drm:intel_dump_pipe_config] adjusted mode: > > [ 324.701140] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 324.701142] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 324.701143] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 324.701145] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 324.701146] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 324.701148] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 324.701150] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 324.701151] [drm:intel_dump_pipe_config] ips: 0 > > [ 324.701152] [drm:intel_dump_pipe_config] double wide: 0 > > [ 324.701154] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 324.701155] [drm:intel_dump_pipe_config] planes on this crtc > > [ 324.701157] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 324.701159] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 324.701161] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 0x0 dst (0, 0) 0x0 > > [ 324.701162] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 disabled, scaler_id = 0 > > [ 324.701164] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 324.701201] [drm:edp_panel_on] Turn eDP port A panel power on > > [ 324.701205] [drm:wait_panel_power_cycle] Wait for panel power cycle > > [ 325.251348] [drm:wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000 > > [ 325.251354] [drm:wait_panel_status] Wait complete > > [ 325.251360] [drm:wait_panel_on] Wait for panel power on > > [ 325.251364] [drm:wait_panel_status] mask b000000f value 80000008 status 0000000a control abcd0003 > > [ 325.472019] [drm:wait_panel_status] Wait complete > > [ 325.472039] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 325.472048] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 325.473280] [drm:intel_dp_set_signal_levels] Using signal levels 00000000 > > [ 325.473284] [drm:intel_dp_set_signal_levels] Using vswing level 0 > > [ 325.473286] [drm:intel_dp_set_signal_levels] Using pre-emphasis level 0 > > [ 325.473994] [drm:intel_dp_start_link_train] clock recovery OK > > [ 325.474988] [drm:intel_dp_complete_link_train] Channel EQ done. DP Training successful > > [ 325.475102] [drm:intel_enable_pipe] enabling pipe A > > [ 325.475284] [drm:intel_edp_backlight_on] > > [ 325.475287] [drm:intel_panel_enable_backlight] pipe A > > [ 325.475293] [drm:intel_panel_actually_set_backlight] set backlight PWM = 976 > > [ 325.555017] [drm:intel_psr_enable] PSR not supported by this panel > > [ 325.555022] [drm:intel_edp_drrs_enable] Panel doesn't support DRRS > > [ 325.558569] [drm:intel_connector_check_state] [CONNECTOR:34:eDP-1] > > [ 325.558578] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 325.558581] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 325.558584] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 325.558586] [drm:check_crtc_state] [CRTC:21] > > [ 325.558600] [drm:check_crtc_state] [CRTC:25] > > [ 325.558602] [drm:check_crtc_state] [CRTC:29] > > [ 325.558604] [drm:check_shared_dpll_state] WRPLL 1 > > [ 325.558607] [drm:check_shared_dpll_state] WRPLL 2 > > [ 325.558706] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=48/976 > > [ 325.558711] [drm:intel_panel_actually_set_backlight] set backlight PWM = 66 > > [ 326.464615] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 326.464620] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 326.464624] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 326.464626] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 326.464628] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 326.464631] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 326.464633] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff88041719a000 for pipe A > > [ 326.464634] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 326.464635] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 326.464637] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 326.464639] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 326.464641] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 326.464643] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 326.464644] [drm:intel_dump_pipe_config] requested mode: > > [ 326.464647] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 326.464648] [drm:intel_dump_pipe_config] adjusted mode: > > [ 326.464650] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 326.464652] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 326.464654] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 326.464655] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 326.464657] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 326.464658] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 326.464660] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 326.464661] [drm:intel_dump_pipe_config] ips: 0 > > [ 326.464663] [drm:intel_dump_pipe_config] double wide: 0 > > [ 326.464664] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 326.464665] [drm:intel_dump_pipe_config] planes on this crtc > > [ 326.464667] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 326.464669] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 326.464671] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 1920x1080 dst (0, 0) 1920x1080 > > [ 326.464673] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 enabled > > [ 326.464674] [drm:intel_dump_pipe_config] FB:47, fb = 64x64 format = 0x34325241 > > [ 326.464676] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 64x64 dst (834, 885) 64x64 > > [ 326.464678] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 326.464706] [drm:intel_edp_backlight_off] > > [ 326.666224] [drm:intel_panel_actually_set_backlight] set backlight PWM = 0 > > [ 326.666244] [drm:intel_disable_pipe] disabling pipe A > > [ 326.676074] [drm:edp_panel_off] Turn eDP port A panel power off > > [ 326.676082] [drm:wait_panel_off] Wait for panel power off time > > [ 326.676087] [drm:wait_panel_status] mask b0000000 value 00000000 status 80000008 control abcd0000 > > [ 326.736419] [drm:wait_panel_status] Wait complete > > [ 326.736469] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 326.736472] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 326.736475] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 326.736477] [drm:check_crtc_state] [CRTC:21] > > [ 326.736481] [drm:check_crtc_state] [CRTC:25] > > [ 326.736483] [drm:check_crtc_state] [CRTC:29] > > [ 326.736485] [drm:check_shared_dpll_state] WRPLL 1 > > [ 326.736488] [drm:check_shared_dpll_state] WRPLL 2 > > [ 326.736494] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 326.736496] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 326.736499] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 326.736501] [drm:check_crtc_state] [CRTC:21] > > [ 326.736504] [drm:check_crtc_state] [CRTC:25] > > [ 326.736506] [drm:check_crtc_state] [CRTC:29] > > [ 326.736508] [drm:check_shared_dpll_state] WRPLL 1 > > [ 326.736510] [drm:check_shared_dpll_state] WRPLL 2 > > [ 326.736549] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=0/976 > > [ 326.736617] [drm:drm_mode_setcrtc] [CRTC:21] > > [ 326.736624] [drm:drm_mode_setcrtc] [CONNECTOR:34:eDP-1] > > [ 326.736627] [drm:intel_crtc_set_config] [CRTC:21] [FB:45] #connectors=1 (x y) (0 0) > > [ 326.736632] [drm:intel_modeset_stage_output_state] [CONNECTOR:34:eDP-1] to [CRTC:21] > > [ 326.736640] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 326.736642] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 326.736645] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 326.736647] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 326.736649] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 326.736651] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 326.736653] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff88040b880000 for pipe A > > [ 326.736655] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 326.736656] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 326.736658] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 326.736660] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 326.736662] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 326.736663] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 326.736664] [drm:intel_dump_pipe_config] requested mode: > > [ 326.736667] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 326.736668] [drm:intel_dump_pipe_config] adjusted mode: > > [ 326.736670] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 326.736673] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 326.736674] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 326.736675] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 326.736677] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 326.736679] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 326.736680] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 326.736682] [drm:intel_dump_pipe_config] ips: 0 > > [ 326.736683] [drm:intel_dump_pipe_config] double wide: 0 > > [ 326.736684] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 326.736686] [drm:intel_dump_pipe_config] planes on this crtc > > [ 326.736687] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 326.736689] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 326.736691] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 0x0 dst (0, 0) 0x0 > > [ 326.736693] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 disabled, scaler_id = 0 > > [ 326.736695] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 326.736732] [drm:edp_panel_on] Turn eDP port A panel power on > > [ 326.736736] [drm:wait_panel_power_cycle] Wait for panel power cycle > > [ 327.276903] [drm:wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000 > > [ 327.276908] [drm:wait_panel_status] Wait complete > > [ 327.276914] [drm:wait_panel_on] Wait for panel power on > > [ 327.276919] [drm:wait_panel_status] mask b000000f value 80000008 status 0000000a control abcd0003 > > [ 327.497467] [drm:wait_panel_status] Wait complete > > [ 327.497487] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 327.497497] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 327.498727] [drm:intel_dp_set_signal_levels] Using signal levels 00000000 > > [ 327.498731] [drm:intel_dp_set_signal_levels] Using vswing level 0 > > [ 327.498733] [drm:intel_dp_set_signal_levels] Using pre-emphasis level 0 > > [ 327.499434] [drm:intel_dp_start_link_train] clock recovery OK > > [ 327.500433] [drm:intel_dp_complete_link_train] Channel EQ done. DP Training successful > > [ 327.500566] [drm:intel_enable_pipe] enabling pipe A > > [ 327.500748] [drm:intel_edp_backlight_on] > > [ 327.500751] [drm:intel_panel_enable_backlight] pipe A > > [ 327.500757] [drm:intel_panel_actually_set_backlight] set backlight PWM = 976 > > [ 327.580514] [drm:intel_psr_enable] PSR not supported by this panel > > [ 327.580516] [drm:intel_edp_drrs_enable] Panel doesn't support DRRS > > [ 327.583996] [drm:intel_connector_check_state] [CONNECTOR:34:eDP-1] > > [ 327.584006] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 327.584010] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 327.584013] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 327.584016] [drm:check_crtc_state] [CRTC:21] > > [ 327.584029] [drm:check_crtc_state] [CRTC:25] > > [ 327.584031] [drm:check_crtc_state] [CRTC:29] > > [ 327.584033] [drm:check_shared_dpll_state] WRPLL 1 > > [ 327.584036] [drm:check_shared_dpll_state] WRPLL 2 > > [ 327.584126] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=48/976 > > [ 327.584130] [drm:intel_panel_actually_set_backlight] set backlight PWM = 66 > > [ 330.510468] [drm:edp_panel_vdd_off_sync] Turning eDP port A VDD off > > [ 330.510479] [drm:edp_panel_vdd_off_sync] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd0007 > > [ 346.857939] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 346.857944] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 346.857948] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 346.857950] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 346.857951] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 346.857954] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 346.857956] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff8800c6fe3000 for pipe A > > [ 346.857957] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 346.857959] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 346.857961] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 346.857963] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 346.857965] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 346.857966] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 346.857967] [drm:intel_dump_pipe_config] requested mode: > > [ 346.857970] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 346.857972] [drm:intel_dump_pipe_config] adjusted mode: > > [ 346.857974] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 346.857976] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 346.857977] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 346.857979] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 346.857980] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 346.857982] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 346.857984] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 346.857985] [drm:intel_dump_pipe_config] ips: 0 > > [ 346.857986] [drm:intel_dump_pipe_config] double wide: 0 > > [ 346.857988] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 346.857989] [drm:intel_dump_pipe_config] planes on this crtc > > [ 346.857991] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 346.857993] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 346.857995] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 1920x1080 dst (0, 0) 1920x1080 > > [ 346.857997] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 enabled > > [ 346.857998] [drm:intel_dump_pipe_config] FB:47, fb = 64x64 format = 0x34325241 > > [ 346.858000] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 64x64 dst (841, 853) 64x64 > > [ 346.858002] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 346.858030] [drm:intel_edp_backlight_off] > > [ 347.058632] [drm:intel_panel_actually_set_backlight] set backlight PWM = 0 > > [ 347.058653] [drm:intel_disable_pipe] disabling pipe A > > [ 347.074509] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 347.074521] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 347.074752] [drm:edp_panel_off] Turn eDP port A panel power off > > [ 347.074759] [drm:wait_panel_off] Wait for panel power off time > > [ 347.074764] [drm:wait_panel_status] mask b0000000 value 00000000 status 80000008 control abcd0000 > > [ 347.135094] [drm:wait_panel_status] Wait complete > > [ 347.135144] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 347.135148] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 347.135150] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 347.135153] [drm:check_crtc_state] [CRTC:21] > > [ 347.135157] [drm:check_crtc_state] [CRTC:25] > > [ 347.135159] [drm:check_crtc_state] [CRTC:29] > > [ 347.135161] [drm:check_shared_dpll_state] WRPLL 1 > > [ 347.135164] [drm:check_shared_dpll_state] WRPLL 2 > > [ 347.135170] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 347.135172] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 347.135174] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 347.135176] [drm:check_crtc_state] [CRTC:21] > > [ 347.135180] [drm:check_crtc_state] [CRTC:25] > > [ 347.135181] [drm:check_crtc_state] [CRTC:29] > > [ 347.135183] [drm:check_shared_dpll_state] WRPLL 1 > > [ 347.135185] [drm:check_shared_dpll_state] WRPLL 2 > > [ 347.135224] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=0/976 > > [ 356.006081] [drm:drm_mode_setcrtc] [CRTC:21] > > [ 356.006092] [drm:drm_mode_setcrtc] [CONNECTOR:34:eDP-1] > > [ 356.006095] [drm:intel_crtc_set_config] [CRTC:21] [FB:45] #connectors=1 (x y) (0 0) > > [ 356.006101] [drm:intel_modeset_stage_output_state] [CONNECTOR:34:eDP-1] to [CRTC:21] > > [ 356.006110] [drm:connected_sink_compute_bpp] [CONNECTOR:34:eDP-1] checking for sink bpp constrains > > [ 356.006112] [drm:connected_sink_compute_bpp] clamping display bpp (was 36) to EDID reported max of 18 > > [ 356.006115] [drm:intel_dp_compute_config] DP link computation with max lane count 2 max bw 270000 pixel clock 143000KHz > > [ 356.006118] [drm:intel_dp_compute_config] DP link bw 0a lane count 2 clock 270000 bpp 18 > > [ 356.006119] [drm:intel_dp_compute_config] DP link bw required 257400 available 432000 > > [ 356.006122] [drm:intel_modeset_pipe_config] plane bpp: 36, pipe bpp: 18, dithering: 1 > > [ 356.006124] [drm:intel_dump_pipe_config] [CRTC:21][modeset] config ffff88040b883000 for pipe A > > [ 356.006125] [drm:intel_dump_pipe_config] cpu_transcoder: D > > [ 356.006127] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1 > > [ 356.006129] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0 > > [ 356.006131] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 4998212, gmch_n: 8388608, link_m: 277678, link_n: 524288, tu: 64 > > [ 356.006133] [drm:intel_dump_pipe_config] dp: 1, gmch_m2: 0, gmch_n2: 0, link_m2: 0, link_n2: 0, tu2: 0 > > [ 356.006134] [drm:intel_dump_pipe_config] audio: 0, infoframes: 0 > > [ 356.006135] [drm:intel_dump_pipe_config] requested mode: > > [ 356.006138] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x0 0xa > > [ 356.006139] [drm:intel_dump_pipe_config] adjusted mode: > > [ 356.006142] [drm:drm_mode_debug_printmodeline] Modeline 0:"1920x1080" 60 143000 1920 1968 2000 2080 1080 1082 1087 1144 0x48 0xa > > [ 356.006144] [drm:intel_dump_crtc_timings] crtc timings: 143000 1920 1968 2000 2080 1080 1082 1087 1144, type: 0x48 flags: 0xa > > [ 356.006145] [drm:intel_dump_pipe_config] port clock: 270000 > > [ 356.006146] [drm:intel_dump_pipe_config] pipe src size: 1920x1080 > > [ 356.006148] [drm:intel_dump_pipe_config] num_scalers: 0, scaler_users: 0x0, scaler_id: 0 > > [ 356.006150] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000 > > [ 356.006151] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled > > [ 356.006153] [drm:intel_dump_pipe_config] ips: 0 > > [ 356.006154] [drm:intel_dump_pipe_config] double wide: 0 > > [ 356.006155] [drm:intel_dump_pipe_config] ddi_pll_sel: 536870912; dpll_hw_state: wrpll: 0x0 > > [ 356.006157] [drm:intel_dump_pipe_config] planes on this crtc > > [ 356.006158] [drm:intel_dump_pipe_config] STANDARD PLANE:18 plane: 0.0 idx: 0 enabled > > [ 356.006160] [drm:intel_dump_pipe_config] FB:45, fb = 1920x1080 format = 0x34325258 > > [ 356.006162] [drm:intel_dump_pipe_config] scaler:0 src (0, 0) 0x0 dst (0, 0) 0x0 > > [ 356.006164] [drm:intel_dump_pipe_config] CURSOR PLANE:20 plane: 0.1 idx: 1 disabled, scaler_id = 0 > > [ 356.006166] [drm:intel_dump_pipe_config] STANDARD PLANE:22 plane: 0.1 idx: 2 disabled, scaler_id = 0 > > [ 356.006204] [drm:edp_panel_on] Turn eDP port A panel power on > > [ 356.006208] [drm:wait_panel_power_cycle] Wait for panel power cycle > > [ 356.006212] [drm:wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000 > > [ 356.006215] [drm:wait_panel_status] Wait complete > > [ 356.006219] [drm:wait_panel_on] Wait for panel power on > > [ 356.006224] [drm:wait_panel_status] mask b000000f value 80000008 status 0000000a control abcd0003 > > [ 356.207133] [drm:wait_panel_status] Wait complete > > [ 356.207153] [drm:edp_panel_vdd_on] Turning eDP port A VDD on > > [ 356.207163] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b > > [ 356.208372] [drm:intel_dp_set_signal_levels] Using signal levels 00000000 > > [ 356.208375] [drm:intel_dp_set_signal_levels] Using vswing level 0 > > [ 356.208376] [drm:intel_dp_set_signal_levels] Using pre-emphasis level 0 > > [ 356.209127] [drm:intel_dp_start_link_train] clock recovery OK > > [ 356.210124] [drm:intel_dp_complete_link_train] Channel EQ done. DP Training successful > > [ 356.210252] [drm:intel_enable_pipe] enabling pipe A > > [ 356.210467] [drm:intel_edp_backlight_on] > > [ 356.210470] [drm:intel_panel_enable_backlight] pipe A > > [ 356.210475] [drm:intel_panel_actually_set_backlight] set backlight PWM = 976 > > [ 356.288794] [drm:intel_psr_enable] PSR not supported by this panel > > [ 356.288799] [drm:intel_edp_drrs_enable] Panel doesn't support DRRS > > [ 356.293734] [drm:intel_connector_check_state] [CONNECTOR:34:eDP-1] > > [ 356.293743] [drm:check_encoder_state] [ENCODER:32:DAC-32] > > [ 356.293745] [drm:check_encoder_state] [ENCODER:33:TMDS-33] > > [ 356.293748] [drm:check_encoder_state] [ENCODER:41:TMDS-41] > > [ 356.293751] [drm:check_crtc_state] [CRTC:21] > > [ 356.293765] [drm:check_crtc_state] [CRTC:25] > > [ 356.293767] [drm:check_crtc_state] [CRTC:29] > > [ 356.293769] [drm:check_shared_dpll_state] WRPLL 1 > > [ 356.293772] [drm:check_shared_dpll_state] WRPLL 2 > > [ 356.294908] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=48/976 > > [ 356.294912] [drm:intel_panel_actually_set_backlight] set backlight PWM = 66 > > [ 359.215327] [drm:edp_panel_vdd_off_sync] Turning eDP port A VDD off > > [ 359.215339] [drm:edp_panel_vdd_off_sync] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd0007 > > > > > > -ss > > -- > Daniel Vetter > Software Engineer, Intel Corporation > http://blog.ffwll.ch >