From: Lee Jones <lee.jones@linaro.org>
To: Qipeng Zha <qipeng.zha@intel.com>
Cc: linux-kernel@vger.kernel.org, sameo@linux.intel.com,
fei.yang@intel.com, huiquan.zhong@intel.com,
jason.cj.chen@intel.com, qi.zheng@intel.com,
samuel.ortiz@intel.com
Subject: Re: [PATCH v5 1/2] mfd: update Intel soc PMIC header file to support Broxton WC PMIC
Date: Mon, 24 Aug 2015 14:56:21 +0100 [thread overview]
Message-ID: <20150824135621.GI3237@x1> (raw)
In-Reply-To: <1440176164-69546-1-git-send-email-qipeng.zha@intel.com>
On Sat, 22 Aug 2015, Qipeng Zha wrote:
> IRQ control registers of Intel Broxton Whisky Cove PMIC are
> separated in two parts, so add secondary IRQ chip.
> And the new member of device will be used in PMC IPC regmap APIs.
>
> Signed-off-by: Qipeng Zha <qipeng.zha@intel.com>
> ---
> include/linux/mfd/intel_soc_pmic.h | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/include/linux/mfd/intel_soc_pmic.h b/include/linux/mfd/intel_soc_pmic.h
> index abcbfcf..a730f14 100644
> --- a/include/linux/mfd/intel_soc_pmic.h
> +++ b/include/linux/mfd/intel_soc_pmic.h
> @@ -21,10 +21,15 @@
>
> #include <linux/regmap.h>
>
> +#define INIT_REGMAP_IRQ(_irq, _off, _mask) \
> + [_irq] = { .reg_offset = (_off), .mask = (_mask) }
Either this is going to be helpful for _everyone_ or it's not
required. Please submit this to Mark for global acceptance.
> struct intel_soc_pmic {
> int irq;
> struct regmap *regmap;
> struct regmap_irq_chip_data *irq_chip_data;
> + struct regmap_irq_chip_data *irq_chip_data_level2;
> + struct device *dev;
> };
>
> #endif /* __INTEL_SOC_PMIC_H__ */
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
next prev parent reply other threads:[~2015-08-24 13:56 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-08-21 16:56 [PATCH v5 1/2] mfd: update Intel soc PMIC header file to support Broxton WC PMIC Qipeng Zha
2015-08-21 16:56 ` [PATCH v5 2/2] mfd: add Intel Broxton Whiskey Cove PMIC driver Qipeng Zha
2015-08-24 13:59 ` Lee Jones
2015-08-24 13:56 ` Lee Jones [this message]
-- strict thread matches above, loose matches on Subject: below --
2015-08-25 16:17 [PATCH v5 1/2] mfd: update Intel soc PMIC header file to support Broxton WC PMIC Qipeng Zha
2015-08-25 8:46 ` Lee Jones
2015-09-10 7:51 ` Zha, Qipeng
2015-09-11 9:22 ` Lee Jones
2015-09-14 1:39 ` Zha, Qipeng
2015-09-14 7:17 ` Lee Jones
2015-08-21 16:48 Qipeng Zha
2015-08-21 15:40 Qipeng Zha
2015-08-24 6:59 ` Lee Jones
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150824135621.GI3237@x1 \
--to=lee.jones@linaro.org \
--cc=fei.yang@intel.com \
--cc=huiquan.zhong@intel.com \
--cc=jason.cj.chen@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=qi.zheng@intel.com \
--cc=qipeng.zha@intel.com \
--cc=sameo@linux.intel.com \
--cc=samuel.ortiz@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.