diff for duplicates of <20150826122747.GA4957@codeaurora.org> diff --git a/a/1.txt b/N1/1.txt index 5abbba7..1e93fa0 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -1,6 +1,6 @@ Add initial dts files and SoC support for IPQ4019 -Signed-off-by: Varadarajan Narayanan <varada@codeaurora.org> +Signed-off-by: Varadarajan Narayanan <varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> --- Changes in v2: - Added devicetree bindings documentation @@ -49,25 +49,25 @@ index 0000000..668cc84 + cpus { + #address-cells = <1>; + #size-cells = <0>; -+ cpu at 0 { ++ cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x0>; + }; + -+ cpu at 1 { ++ cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x1>; + }; + -+ cpu at 2 { ++ cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x2>; + }; + -+ cpu at 3 { ++ cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x3>; @@ -80,7 +80,7 @@ index 0000000..668cc84 + ranges; + compatible = "simple-bus"; + -+ intc: interrupt-controller at b000000 { ++ intc: interrupt-controller@b000000 { + compatible = "qcom,msm-qgic2"; + interrupt-controller; + #interrupt-cells = <3>; @@ -88,7 +88,7 @@ index 0000000..668cc84 + <0x0b002000 0x1000>; + }; + -+ serial at 78b0000 { ++ serial@78b0000 { + compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; + reg = <0x78b0000 0x200>; + interrupts = <0 108 0>; @@ -98,3 +98,8 @@ index 0000000..668cc84 +}; -- 1.8.2.1 + +-- +To unsubscribe from this list: send the line "unsubscribe devicetree" in +the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org +More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N1/content_digest index 8f2f19e..1f8458f 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,12 +1,20 @@ - "From\0varada@codeaurora.org (Varadarajan Narayanan)\0" + "From\0Varadarajan Narayanan <varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\0" "Subject\0[PATCH v5] qcom: ipq4019: Add basic board/dts support for IPQ4019 SoC\0" "Date\0Wed, 26 Aug 2015 17:57:47 +0530\0" - "To\0linux-arm-kernel@lists.infradead.org\0" + "To\0Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>" + Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org> + Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> + Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org> + Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> + Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org> + devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org + " linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0" "\00:1\0" "b\0" "Add initial dts files and SoC support for IPQ4019\n" "\n" - "Signed-off-by: Varadarajan Narayanan <varada@codeaurora.org>\n" + "Signed-off-by: Varadarajan Narayanan <varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\n" "---\n" "Changes in v2:\n" " - Added devicetree bindings documentation\n" @@ -55,25 +63,25 @@ "+\tcpus {\n" "+\t\t#address-cells = <1>;\n" "+\t\t#size-cells = <0>;\n" - "+\t\tcpu at 0 {\n" + "+\t\tcpu@0 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x0>;\n" "+\t\t};\n" "+\n" - "+\t\tcpu at 1 {\n" + "+\t\tcpu@1 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x1>;\n" "+\t\t};\n" "+\n" - "+\t\tcpu at 2 {\n" + "+\t\tcpu@2 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x2>;\n" "+\t\t};\n" "+\n" - "+\t\tcpu at 3 {\n" + "+\t\tcpu@3 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x3>;\n" @@ -86,7 +94,7 @@ "+\t\tranges;\n" "+\t\tcompatible = \"simple-bus\";\n" "+\n" - "+\t\tintc: interrupt-controller at b000000 {\n" + "+\t\tintc: interrupt-controller@b000000 {\n" "+\t\t\tcompatible = \"qcom,msm-qgic2\";\n" "+\t\t\tinterrupt-controller;\n" "+\t\t\t#interrupt-cells = <3>;\n" @@ -94,7 +102,7 @@ "+\t\t\t<0x0b002000 0x1000>;\n" "+\t\t};\n" "+\n" - "+\t\tserial at 78b0000 {\n" + "+\t\tserial@78b0000 {\n" "+\t\t\tcompatible = \"qcom,msm-uartdm-v1.4\", \"qcom,msm-uartdm\";\n" "+\t\t\treg = <0x78b0000 0x200>;\n" "+\t\t\tinterrupts = <0 108 0>;\n" @@ -103,6 +111,11 @@ "+\t};\n" "+};\n" "-- \n" - 1.8.2.1 + "1.8.2.1\n" + "\n" + "--\n" + "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" + "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" + More majordomo info at http://vger.kernel.org/majordomo-info.html -17ad87ba5afae78cbc19b8de5a2ca026fd706b9476d8996ab8b6ba7253e49594 +9c2c24fcd63538584f72c6b6bc8908f471a9f68608d3f217ed9bf89b1eb17269
diff --git a/a/1.txt b/N2/1.txt index 5abbba7..f13fa12 100644 --- a/a/1.txt +++ b/N2/1.txt @@ -49,25 +49,25 @@ index 0000000..668cc84 + cpus { + #address-cells = <1>; + #size-cells = <0>; -+ cpu at 0 { ++ cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x0>; + }; + -+ cpu at 1 { ++ cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x1>; + }; + -+ cpu at 2 { ++ cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x2>; + }; + -+ cpu at 3 { ++ cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x3>; @@ -80,7 +80,7 @@ index 0000000..668cc84 + ranges; + compatible = "simple-bus"; + -+ intc: interrupt-controller at b000000 { ++ intc: interrupt-controller@b000000 { + compatible = "qcom,msm-qgic2"; + interrupt-controller; + #interrupt-cells = <3>; @@ -88,7 +88,7 @@ index 0000000..668cc84 + <0x0b002000 0x1000>; + }; + -+ serial at 78b0000 { ++ serial@78b0000 { + compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; + reg = <0x78b0000 0x200>; + interrupts = <0 108 0>; diff --git a/a/content_digest b/N2/content_digest index 8f2f19e..799519d 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -1,7 +1,15 @@ - "From\0varada@codeaurora.org (Varadarajan Narayanan)\0" + "From\0Varadarajan Narayanan <varada@codeaurora.org>\0" "Subject\0[PATCH v5] qcom: ipq4019: Add basic board/dts support for IPQ4019 SoC\0" "Date\0Wed, 26 Aug 2015 17:57:47 +0530\0" - "To\0linux-arm-kernel@lists.infradead.org\0" + "To\0Rob Herring <robh+dt@kernel.org>" + Pawel Moll <pawel.moll@arm.com> + Mark Rutland <mark.rutland@arm.com> + Ian Campbell <ijc+devicetree@hellion.org.uk> + Kumar Gala <galak@codeaurora.org> + Russell King <linux@arm.linux.org.uk> + devicetree@vger.kernel.org + linux-arm-kernel@lists.infradead.org + " linux-kernel@vger.kernel.org\0" "\00:1\0" "b\0" "Add initial dts files and SoC support for IPQ4019\n" @@ -55,25 +63,25 @@ "+\tcpus {\n" "+\t\t#address-cells = <1>;\n" "+\t\t#size-cells = <0>;\n" - "+\t\tcpu at 0 {\n" + "+\t\tcpu@0 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x0>;\n" "+\t\t};\n" "+\n" - "+\t\tcpu at 1 {\n" + "+\t\tcpu@1 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x1>;\n" "+\t\t};\n" "+\n" - "+\t\tcpu at 2 {\n" + "+\t\tcpu@2 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x2>;\n" "+\t\t};\n" "+\n" - "+\t\tcpu at 3 {\n" + "+\t\tcpu@3 {\n" "+\t\t\tdevice_type = \"cpu\";\n" "+\t\t\tcompatible = \"arm,cortex-a7\";\n" "+\t\t\treg = <0x3>;\n" @@ -86,7 +94,7 @@ "+\t\tranges;\n" "+\t\tcompatible = \"simple-bus\";\n" "+\n" - "+\t\tintc: interrupt-controller at b000000 {\n" + "+\t\tintc: interrupt-controller@b000000 {\n" "+\t\t\tcompatible = \"qcom,msm-qgic2\";\n" "+\t\t\tinterrupt-controller;\n" "+\t\t\t#interrupt-cells = <3>;\n" @@ -94,7 +102,7 @@ "+\t\t\t<0x0b002000 0x1000>;\n" "+\t\t};\n" "+\n" - "+\t\tserial at 78b0000 {\n" + "+\t\tserial@78b0000 {\n" "+\t\t\tcompatible = \"qcom,msm-uartdm-v1.4\", \"qcom,msm-uartdm\";\n" "+\t\t\treg = <0x78b0000 0x200>;\n" "+\t\t\tinterrupts = <0 108 0>;\n" @@ -105,4 +113,4 @@ "-- \n" 1.8.2.1 -17ad87ba5afae78cbc19b8de5a2ca026fd706b9476d8996ab8b6ba7253e49594 +9cd3e7b9eebee1932282417ba720ea9adfa44a580ff052a9a48cca268a83a854
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.