From mboxrd@z Thu Jan  1 00:00:00 1970
Date: Mon, 14 Sep 2015 08:21:11 +0200
From: Gilles Chanteperdrix <gilles.chanteperdrix@xenomai.org>
Message-ID: <20150914062111.GE4195@hermes.click-hack.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Subject: [Xenomai] SMI count polling
List-Id: Discussions about the Xenomai project <xenomai.xenomai.org>
List-Unsubscribe: <http://xenomai.org/mailman/options/xenomai>,
 <mailto:xenomai-request@xenomai.org?subject=unsubscribe>
List-Archive: <http://xenomai.org/pipermail/xenomai/>
List-Post: <mailto:xenomai@xenomai.org>
List-Help: <mailto:xenomai-request@xenomai.org?subject=help>
List-Subscribe: <http://xenomai.org/mailman/listinfo/xenomai>,
 <mailto:xenomai-request@xenomai.org?subject=subscribe>
To: Xenomai <xenomai@xenomai.org>

Hi,

Thanks to an LWN article talking about Jan's work, I learned some
Intel processors have an MSR counting SMIs. Would it make sense to
poll that MSR in the I-pipe tracer for the processors which support
it? Or is it really not generic enough?

Regards.

-- 
					    Gilles.
https://click-hack.org