From: Daniel Vetter <daniel@ffwll.ch>
To: Animesh Manna <animesh.manna@intel.com>
Cc: "Vetter, Daniel" <daniel.vetter@intel.com>,
intel-gfx@lists.freedesktop.org
Subject: Re: [BXT DMC PATCHES 2/3] drm/i915/bxt: Modified HAS_CSR, added support for BXT
Date: Wed, 23 Sep 2015 09:42:01 +0200 [thread overview]
Message-ID: <20150923074201.GC3383@phenom.ffwll.local> (raw)
In-Reply-To: <1438705963-7514-3-git-send-email-animesh.manna@intel.com>
On Tue, Aug 04, 2015 at 10:02:42PM +0530, Animesh Manna wrote:
> Modified HAS_CSR macro defination which earlier only supported
> for skl, now added support for BXT.
>
> v1: Initial version.
>
> v2: Instaed of skylake/broxton check added gen9 check alone based
> on review comment from Sunil.
>
> Cc: Vetter, Daniel <daniel.vetter@intel.com>
> Cc: Damien Lespiau <damien.lespiau@intel.com>
> Cc: Imre Deak <imre.deak@intel.com>
> Cc: Sunil Kamath <sunil.kamath@intel.com>
> Signed-off-by: Animesh Manna <animesh.manna@intel.com>
The feature-enabling patch should always be last, to avoid breaking
machines in the middle of your patch series. I've reordered them while
applying the entire patch series.
-Daniel
> ---
> drivers/gpu/drm/i915/i915_drv.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
> index 773883d..c9a887f 100644
> --- a/drivers/gpu/drm/i915/i915_drv.h
> +++ b/drivers/gpu/drm/i915/i915_drv.h
> @@ -2533,7 +2533,7 @@ struct drm_i915_cmd_table {
> #define HAS_RC6(dev) (INTEL_INFO(dev)->gen >= 6)
> #define HAS_RC6p(dev) (INTEL_INFO(dev)->gen == 6 || IS_IVYBRIDGE(dev))
>
> -#define HAS_CSR(dev) (IS_SKYLAKE(dev))
> +#define HAS_CSR(dev) (IS_GEN9(dev))
>
> #define HAS_RESOURCE_STREAMER(dev) (IS_HASWELL(dev) || \
> INTEL_INFO(dev)->gen >= 8)
> --
> 2.0.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Daniel Vetter
Software Engineer, Intel Corporation
http://blog.ffwll.ch
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-09-23 7:39 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-08-04 16:32 [BXT DMC PATCHES 0/3] Extended dmc support for broxton Animesh Manna
2015-08-04 16:32 ` [BXT DMC PATCHES 1/3] drm/i915/bxt: Path added of dmc firmware ver1 for BXT Animesh Manna
2015-08-04 17:44 ` Vivi, Rodrigo
2015-08-04 16:32 ` [BXT DMC PATCHES 2/3] drm/i915/bxt: Modified HAS_CSR, added support " Animesh Manna
2015-09-23 7:42 ` Daniel Vetter [this message]
2015-08-04 16:32 ` [BXT DMC PATCHES 3/3] drm/i915/bxt: Stepping info added for bxt Animesh Manna
2015-09-22 15:32 ` [BXT DMC PATCHES 0/3] Extended dmc support for broxton Imre Deak
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150923074201.GC3383@phenom.ffwll.local \
--to=daniel@ffwll.ch \
--cc=animesh.manna@intel.com \
--cc=daniel.vetter@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.