diff for duplicates of <20151021121513.GA24168@ulmo> diff --git a/a/1.txt b/N1/1.txt index f0356a1..7f6a4c0 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -1,5 +1,5 @@ On Mon, Oct 19, 2015 at 05:30:42PM -0600, Stephen Warren wrote: -> From: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> +> From: Stephen Warren <swarren@nvidia.com> > > Convert the binding to provide a PHY per lane, rather than a PHY per > "pad" block in the hardware. This will allow the driver to easily know @@ -13,7 +13,7 @@ On Mon, Oct 19, 2015 at 05:30:42PM -0600, Stephen Warren wrote: > Add an nvidia,ss-port-map register to allow configuration of the > XUSB_PADCTL_SS_PORT_MAP register. > -> Signed-off-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> +> Signed-off-by: Stephen Warren <swarren@nvidia.com> > --- > Thierry, Jon, here's a start at where I think the XUSB padctl binding > should go. What are your thoughts on this approach? diff --git a/a/content_digest b/N1/content_digest index a6095a5..1ecc0c3 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,20 +1,19 @@ "ref\01445297442-21439-1-git-send-email-swarren@wwwdotorg.org\0" - "ref\01445297442-21439-1-git-send-email-swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org\0" - "From\0Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\0" + "From\0Thierry Reding <thierry.reding@gmail.com>\0" "Subject\0Re: [RFC PATCH] dt: Tegra XUSB padctl: per-lane PHYs and USB lane map\0" "Date\0Wed, 21 Oct 2015 14:15:13 +0200\0" - "To\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0" - "Cc\0Jon Hunter <jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>" - Alexandre Courbot <gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> - Andrew Bresticker <abrestic-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org> - Kishon Vijay Abraham I <kishon-l0cyMroinI0@public.gmane.org> - linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - " Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0" + "To\0Stephen Warren <swarren@wwwdotorg.org>\0" + "Cc\0Jon Hunter <jonathanh@nvidia.com>" + Alexandre Courbot <gnurou@gmail.com> + Andrew Bresticker <abrestic@chromium.org> + Kishon Vijay Abraham I <kishon@ti.com> + linux-tegra@vger.kernel.org + linux-kernel@vger.kernel.org + " Stephen Warren <swarren@nvidia.com>\0" "\01:1\0" "b\0" "On Mon, Oct 19, 2015 at 05:30:42PM -0600, Stephen Warren wrote:\n" - "> From: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n" + "> From: Stephen Warren <swarren@nvidia.com>\n" "> \n" "> Convert the binding to provide a PHY per lane, rather than a PHY per\n" "> \"pad\" block in the hardware. This will allow the driver to easily know\n" @@ -28,7 +27,7 @@ "> Add an nvidia,ss-port-map register to allow configuration of the\n" "> XUSB_PADCTL_SS_PORT_MAP register.\n" "> \n" - "> Signed-off-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n" + "> Signed-off-by: Stephen Warren <swarren@nvidia.com>\n" "> ---\n" "> Thierry, Jon, here's a start at where I think the XUSB padctl binding\n" "> should go. What are your thoughts on this approach?\n" @@ -417,4 +416,4 @@ "=U33W\n" "-----END PGP SIGNATURE-----\n" -90198224a4d4abe5ee9b8486e8b35426f955681d011dba9a9bcc79720544743a +72bb25ca4290f09cd4749248f05531b280bec4ee4e9828938ceef5bb97c995b2
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.