All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 7/7] drm/i915: Add csr programming registers to dmc debugfs entry
Date: Wed, 21 Oct 2015 18:53:17 +0300	[thread overview]
Message-ID: <20151021155317.GL26517@intel.com> (raw)
In-Reply-To: <1445442112-22027-7-git-send-email-mika.kuoppala@intel.com>

On Wed, Oct 21, 2015 at 06:41:52PM +0300, Mika Kuoppala wrote:
> We check these to determine firmware loading status. Include
> them to help to debug causes of firmware loading fails.
> 
> Signed-off-by: Mika Kuoppala <mika.kuoppala@intel.com>
> ---
>  drivers/gpu/drm/i915/i915_debugfs.c | 4 ++++
>  drivers/gpu/drm/i915/i915_reg.h     | 3 +++
>  2 files changed, 7 insertions(+)
> 
> diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
> index 5d606f0..e54f1bf 100644
> --- a/drivers/gpu/drm/i915/i915_debugfs.c
> +++ b/drivers/gpu/drm/i915/i915_debugfs.c
> @@ -2795,6 +2795,10 @@ static int i915_dmc_info(struct seq_file *m, void *unused)
>  
>  	csr_state = intel_csr_load_status_get(dev_priv);
>  	seq_printf(m, "status: %s\n", csr_state_str[csr_state]);
> +	seq_printf(m, "path: %s\n", csr->fw_path);
> +	seq_printf(m, "program base: 0x%08x\n", I915_READ(CSR_PROGRAM(0)));
> +	seq_printf(m, "ssp base: 0x%08x\n", I915_READ(CSR_SSP_BASE));
> +	seq_printf(m, "htp: 0x%08x\n", I915_READ(CSR_HTP_SKL));
>  
>  	if (csr_state != FW_LOADED)
>  		return 0;
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index 05f4a18..9966bfd 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -5697,6 +5697,9 @@ enum skl_disp_power_wells {
>  #define GAMMA_MODE_MODE_SPLIT	(3 << 0)
>  
>  /* DMC/CSR */
> +#define CSR_PROGRAM(i)		(0x80000 + (i) * 4)
> +#define CSR_SSP_BASE		0x8F074
> +#define CSR_HTP_SKL		0x8F004

Can you just move all of it from intel_csr.c to here?

>  #define SKL_CSR_DC3_DC5_COUNT	0x80030
>  #define SKL_CSR_DC5_DC6_COUNT	0x8002C
>  #define BXT_CSR_DC3_DC5_COUNT	0x80038
> -- 
> 2.1.4
> 
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx

-- 
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2015-10-21 15:53 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-10-21 15:41 [PATCH 1/7] drm/i915/skl: Print the DMC firmware status in debugfs Mika Kuoppala
2015-10-21 15:41 ` [PATCH 2/7] drm/i915/skl: Store and print the DMC firmware version we load Mika Kuoppala
2015-10-21 15:41 ` [PATCH 3/7] drm/i915/skl: Refuse to load outdated dmc firmware Mika Kuoppala
2015-10-21 15:46   ` Chris Wilson
2015-10-22 13:31     ` Mika Kuoppala
2015-10-22 13:48       ` Chris Wilson
2015-10-22 13:56         ` Chris Wilson
2015-10-21 15:41 ` [PATCH 4/7] drm/i915/skl: Expose DC5/DC6 entry counts Mika Kuoppala
2015-10-21 15:58   ` Rodrigo Vivi
2015-10-21 15:41 ` [PATCH 5/7] drm/i915/bxt: Expose DC5 entry count Mika Kuoppala
2015-10-21 15:41 ` [PATCH 6/7] drm/i915: Add dmc firmware load state and version to error state Mika Kuoppala
2015-10-21 15:47   ` Chris Wilson
2015-10-22 13:32     ` Mika Kuoppala
2015-10-22 13:44       ` Chris Wilson
2015-10-21 15:41 ` [PATCH 7/7] drm/i915: Add csr programming registers to dmc debugfs entry Mika Kuoppala
2015-10-21 15:53   ` Ville Syrjälä [this message]
2015-10-22 13:32     ` Mika Kuoppala
2015-10-22 13:47 ` [PATCH 1/7] drm/i915/skl: Print the DMC firmware status in debugfs Ville Syrjälä

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20151021155317.GL26517@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=mika.kuoppala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.