All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20151101094606.GQ6114@lukather>

diff --git a/a/1.txt b/N1/1.txt
index a3b374b..f1cc8a4 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,7 +1,7 @@
 Hi,
 
 On Fri, Oct 30, 2015 at 03:33:05PM +0800, Chen-Yu Tsai wrote:
-> > +               pll6: clk at 01c20028 {
+> > +               pll6: clk@01c20028 {
 > > +                       #clock-cells = <1>;
 > > +                       compatible = "allwinner,sun6i-a31-pll6-clk";
 > > +                       reg = <0x01c20028 0x4>;
@@ -14,7 +14,7 @@ On Fri, Oct 30, 2015 at 03:33:05PM +0800, Chen-Yu Tsai wrote:
 [...]
 
 > > +
-> > +               ahb2: ahb2_clk at 01c2005c {
+> > +               ahb2: ahb2_clk@01c2005c {
 > > +                       #clock-cells = <0>;
 > > +                       compatible = "allwinner,sun8i-h3-ahb2-clk";
 > > +                       reg = <0x01c2005c 0x4>;
@@ -35,7 +35,7 @@ difference, like what's done here.
 > > +                       clock-output-names = "ahb2";
 > > +               };
 > > +
-> > +               apb1: apb1_clk at 01c20054 {
+> > +               apb1: apb1_clk@01c20054 {
 > > +                       #clock-cells = <0>;
 > > +                       compatible = "allwinner,sun4i-a10-apb0-clk";
 > > +                       reg = <0x01c20054 0x4>;
@@ -43,7 +43,7 @@ difference, like what's done here.
 > > +                       clock-output-names = "apb1";
 > > +               };
 > > +
-> > +               apb2: apb2_clk at 01c20058 {
+> > +               apb2: apb2_clk@01c20058 {
 > > +                       #clock-cells = <0>;
 > > +                       compatible = "allwinner,sun4i-a10-apb1-clk";
 > > +                       reg = <0x01c20058 0x4>;
@@ -51,7 +51,7 @@ difference, like what's done here.
 > > +                       clock-output-names = "apb2";
 > > +               };
 > > +
-> > +               bus_gates: clk at 01c20060 {
+> > +               bus_gates: clk@01c20060 {
 > > +                       #clock-cells = <1>;
 > > +                       compatible = "allwinner,sun8i-h3-bus-gates-clk";
 > > +                       reg = <0x01c20060 0x14>;
@@ -105,7 +105,7 @@ difference, like what's done here.
 > 
 > > +               };
 > > +
-> > +               mmc0_clk: clk at 01c20088 {
+> > +               mmc0_clk: clk@01c20088 {
 > > +                       #clock-cells = <1>;
 > > +                       compatible = "allwinner,sun4i-a10-mmc-clk";
 > > +                       reg = <0x01c20088 0x4>;
@@ -115,7 +115,7 @@ difference, like what's done here.
 > > +                                            "mmc0_sample";
 > > +               };
 > > +
-> > +               mmc1_clk: clk at 01c2008c {
+> > +               mmc1_clk: clk@01c2008c {
 > > +                       #clock-cells = <1>;
 > > +                       compatible = "allwinner,sun4i-a10-mmc-clk";
 > > +                       reg = <0x01c2008c 0x4>;
@@ -125,7 +125,7 @@ difference, like what's done here.
 > > +                                            "mmc1_sample";
 > > +               };
 > > +
-> > +               mmc2_clk: clk at 01c20090 {
+> > +               mmc2_clk: clk@01c20090 {
 > > +                       #clock-cells = <1>;
 > > +                       compatible = "allwinner,sun4i-a10-mmc-clk";
 > > +                       reg = <0x01c20090 0x4>;
@@ -135,7 +135,7 @@ difference, like what's done here.
 > > +                                            "mmc2_sample";
 > > +               };
 > > +
-> > +               mbus_clk: clk at 01c2015c {
+> > +               mbus_clk: clk@01c2015c {
 > > +                       #clock-cells = <0>;
 > > +                       compatible = "allwinner,sun8i-a23-mbus-clk";
 > > +                       reg = <0x01c2015c 0x4>;
@@ -150,7 +150,7 @@ difference, like what's done here.
 > > +               #size-cells = <1>;
 > > +               ranges;
 > > +
-> > +               dma: dma-controller at 01c02000 {
+> > +               dma: dma-controller@01c02000 {
 > > +                       compatible = "allwinner,sun8i-h3-dma";
 > > +                       reg = <0x01c02000 0x1000>;
 > > +                       interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
@@ -159,7 +159,7 @@ difference, like what's done here.
 > > +                       #dma-cells = <1>;
 > > +               };
 > > +
-> > +               mmc0: mmc at 01c0f000 {
+> > +               mmc0: mmc@01c0f000 {
 > > +                       compatible = "allwinner,sun5i-a13-mmc";
 > > +                       reg = <0x01c0f000 0x1000>;
 > > +                       clocks = <&bus_gates 8>,
@@ -178,7 +178,7 @@ difference, like what's done here.
 > > +                       #size-cells = <0>;
 > > +               };
 > > +
-> > +               mmc1: mmc at 01c10000 {
+> > +               mmc1: mmc@01c10000 {
 > > +                       compatible = "allwinner,sun5i-a13-mmc";
 > > +                       reg = <0x01c10000 0x1000>;
 > > +                       clocks = <&bus_gates 9>,
@@ -197,7 +197,7 @@ difference, like what's done here.
 > > +                       #size-cells = <0>;
 > > +               };
 > > +
-> > +               mmc2: mmc at 01c11000 {
+> > +               mmc2: mmc@01c11000 {
 > > +                       compatible = "allwinner,sun5i-a13-mmc";
 > > +                       reg = <0x01c11000 0x1000>;
 > > +                       clocks = <&bus_gates 10>,
@@ -216,7 +216,7 @@ difference, like what's done here.
 > > +                       #size-cells = <0>;
 > > +               };
 > > +
-> > +               pio: pinctrl at 01c20800 {
+> > +               pio: pinctrl@01c20800 {
 > > +                       compatible = "allwinner,sun8i-h3-pinctrl";
 > > +                       reg = <0x01c20800 0x400>;
 > > +                       interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
@@ -227,14 +227,14 @@ difference, like what's done here.
 > > +                       interrupt-controller;
 > > +                       #interrupt-cells = <2>;
 > > +
-> > +                       uart0_pins_a: uart0 at 0 {
+> > +                       uart0_pins_a: uart0@0 {
 > > +                               allwinner,pins = "PA4", "PA5";
 > > +                               allwinner,function = "uart0";
 > > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
 > > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
 > > +                       };
 > > +
-> > +                       mmc0_pins_a: mmc0 at 0 {
+> > +                       mmc0_pins_a: mmc0@0 {
 > > +                               allwinner,pins = "PF0", "PF1", "PF2", "PF3",
 > > +                                                "PF4", "PF5";
 > > +                               allwinner,function = "mmc0";
@@ -242,7 +242,7 @@ difference, like what's done here.
 > > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
 > > +                       };
 > > +
-> > +                       mmc0_cd_pin: mmc0_cd_pin at 0 {
+> > +                       mmc0_cd_pin: mmc0_cd_pin@0 {
 > > +                               allwinner,pins = "PF6";
 > > +                               allwinner,function = "gpio_in";
 > > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
@@ -253,7 +253,7 @@ difference, like what's done here.
 > in which case you should name the label like "mmc0_cd_pin_reference_design".
 > 
 > > +
-> > +                       mmc1_pins_a: mmc1 at 0 {
+> > +                       mmc1_pins_a: mmc1@0 {
 > > +                               allwinner,pins = "PG0", "PG1", "PG2", "PG3",
 > > +                                                "PG4", "PG5";
 > > +                               allwinner,function = "mmc1";
@@ -262,13 +262,13 @@ difference, like what's done here.
 > > +                       };
 > > +               };
 > > +
-> > +               bus_rst: reset at 01c202c0 {
+> > +               bus_rst: reset@01c202c0 {
 > > +                       #reset-cells = <1>;
 > > +                       compatible = "allwinner,sun8i-h3-bus-reset";
 > > +                       reg = <0x01c202c0 0x1c>;
 > > +               };
 > > +
-> > +               timer at 01c20c00 {
+> > +               timer@01c20c00 {
 > > +                       compatible = "allwinner,sun4i-a10-timer";
 > > +                       reg = <0x01c20c00 0xa0>;
 > > +                       interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
@@ -276,13 +276,13 @@ difference, like what's done here.
 > > +                       clocks = <&osc24M>;
 > > +               };
 > > +
-> > +               wdt0: watchdog at 01c20ca0 {
+> > +               wdt0: watchdog@01c20ca0 {
 > > +                       compatible = "allwinner,sun6i-a31-wdt";
 > > +                       reg = <0x01c20ca0 0x20>;
 > > +                       interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
 > > +               };
 > > +
-> > +               uart0: serial at 01c28000 {
+> > +               uart0: serial@01c28000 {
 > > +                       compatible = "snps,dw-apb-uart";
 > > +                       reg = <0x01c28000 0x400>;
 > > +                       interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
@@ -305,10 +305,3 @@ Maxime
 Maxime Ripard, Free Electrons
 Embedded Linux, Kernel and Android engineering
 http://free-electrons.com
--------------- next part --------------
-A non-text attachment was scrubbed...
-Name: signature.asc
-Type: application/pgp-signature
-Size: 819 bytes
-Desc: Digital signature
-URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20151101/8c48e0ad/attachment.sig>
diff --git a/N1/2.bin b/N1/2.bin
new file mode 100644
index 0000000..1fc8dda
--- /dev/null
+++ b/N1/2.bin
@@ -0,0 +1,17 @@
+-----BEGIN PGP SIGNATURE-----
+Version: GnuPG v1
+
+iQIcBAEBAgAGBQJWNd9eAAoJEBx+YmzsjxAgQi0QAIgtst25og+dtP+O3KIrpoGP
+7mCqMZPozsa7/0LEG8Cjg7yjuwyLYwNF3DAfTDDNtK9RJNOFXf8FoXglZR8NnePH
+kdzWvt5h2E1dLQuVIaEIi60hsVCN16iAZuKN9euVflHyWBttu/h3TO9PMjK+eYyR
+M5B+OBTKI/xmu2Q/T06vZw/IayEYcPuzFPlKNEU1BJJ3TZQcWD+OTinJHXm/LNUW
+HKCmuDc0ZK5MqzOPkBpYGvZdx2Jz0/68PyR9/C4txeQ1pOGq9vRZwQV7pVuPs+g7
+jp9dvKgDsxkszBOvr883BWkZJajx/d+/93R3hFmbLntazeVbfEZTYKqVpZPpPCpL
+x8J8fr+IqgYcE6/4RLQMGctTf7WV/d8CUvl/fVzTdNAwQiO4WOQ6colLbXIRlbJZ
+KpLRMN+qwuihXDAWbGvesKHVbpgh711U0jk2Rg8tBh6n/aQQyL0Rs4HJFpFi4Myf
+t+GjRZz1trmleOjcQ0nQmTOevWh0PSteceFk6BD2N6YV6wWXbsS9raFo6Ql5bvcH
+C49VDLMNHWKCu0ivg67w42xNsKF/R4+7TBdaTCgFKmrfe7oaA9mffRPpiFEkqKlx
+wG3PLliUPSozsFFuQB78H454Wy0ueHv8doF6R2a3v4kmDjg8lAZTVdCYw90hIfpJ
+1qxSkpcjYz+Ifwxi0ZSo
+=hs/O
+-----END PGP SIGNATURE-----
diff --git a/N1/2.hdr b/N1/2.hdr
new file mode 100644
index 0000000..3237378
--- /dev/null
+++ b/N1/2.hdr
@@ -0,0 +1,2 @@
+Content-Type: application/pgp-signature; name="signature.asc"
+Content-Description: Digital signature
diff --git a/a/content_digest b/N1/content_digest
index 3f5eea8..0888dce 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,16 +1,28 @@
  "ref\01445964626-6484-1-git-send-email-jenskuske@gmail.com\0"
  "ref\01445964626-6484-6-git-send-email-jenskuske@gmail.com\0"
  "ref\0CAGb2v64NZMw0vNvVtepthUMox5TDy07gTBAWZqf8GAq6TrMpOg@mail.gmail.com\0"
- "From\0maxime.ripard@free-electrons.com (Maxime Ripard)\0"
- "Subject\0[PATCH v4 5/6] ARM: dts: sunxi: Add Allwinner H3 DTSI\0"
+ "From\0Maxime Ripard <maxime.ripard@free-electrons.com>\0"
+ "Subject\0Re: [PATCH v4 5/6] ARM: dts: sunxi: Add Allwinner H3 DTSI\0"
  "Date\0Sun, 1 Nov 2015 10:46:06 +0100\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
- "\00:1\0"
+ "To\0Chen-Yu Tsai <wens@csie.org>\0"
+ "Cc\0Jens Kuske <jenskuske@gmail.com>"
+  Michael Turquette <mturquette@baylibre.com>
+  Linus Walleij <linus.walleij@linaro.org>
+  Rob Herring <robh+dt@kernel.org>
+  Philipp Zabel <p.zabel@pengutronix.de>
+ " Emilio L\303\263pez <emilio@elopez.com.ar>"
+  Vishnu Patekar <vishnupatekar0510@gmail.com>
+  Hans de Goede <hdegoede@redhat.com>
+  devicetree <devicetree@vger.kernel.org>
+  linux-arm-kernel <linux-arm-kernel@lists.infradead.org>
+  linux-kernel <linux-kernel@vger.kernel.org>
+ " linux-sunxi <linux-sunxi@googlegroups.com>\0"
+ "\01:1\0"
  "b\0"
  "Hi,\n"
  "\n"
  "On Fri, Oct 30, 2015 at 03:33:05PM +0800, Chen-Yu Tsai wrote:\n"
- "> > +               pll6: clk at 01c20028 {\n"
+ "> > +               pll6: clk@01c20028 {\n"
  "> > +                       #clock-cells = <1>;\n"
  "> > +                       compatible = \"allwinner,sun6i-a31-pll6-clk\";\n"
  "> > +                       reg = <0x01c20028 0x4>;\n"
@@ -23,7 +35,7 @@
  "[...]\n"
  "\n"
  "> > +\n"
- "> > +               ahb2: ahb2_clk at 01c2005c {\n"
+ "> > +               ahb2: ahb2_clk@01c2005c {\n"
  "> > +                       #clock-cells = <0>;\n"
  "> > +                       compatible = \"allwinner,sun8i-h3-ahb2-clk\";\n"
  "> > +                       reg = <0x01c2005c 0x4>;\n"
@@ -44,7 +56,7 @@
  "> > +                       clock-output-names = \"ahb2\";\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               apb1: apb1_clk at 01c20054 {\n"
+ "> > +               apb1: apb1_clk@01c20054 {\n"
  "> > +                       #clock-cells = <0>;\n"
  "> > +                       compatible = \"allwinner,sun4i-a10-apb0-clk\";\n"
  "> > +                       reg = <0x01c20054 0x4>;\n"
@@ -52,7 +64,7 @@
  "> > +                       clock-output-names = \"apb1\";\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               apb2: apb2_clk at 01c20058 {\n"
+ "> > +               apb2: apb2_clk@01c20058 {\n"
  "> > +                       #clock-cells = <0>;\n"
  "> > +                       compatible = \"allwinner,sun4i-a10-apb1-clk\";\n"
  "> > +                       reg = <0x01c20058 0x4>;\n"
@@ -60,7 +72,7 @@
  "> > +                       clock-output-names = \"apb2\";\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               bus_gates: clk at 01c20060 {\n"
+ "> > +               bus_gates: clk@01c20060 {\n"
  "> > +                       #clock-cells = <1>;\n"
  "> > +                       compatible = \"allwinner,sun8i-h3-bus-gates-clk\";\n"
  "> > +                       reg = <0x01c20060 0x14>;\n"
@@ -114,7 +126,7 @@
  "> \n"
  "> > +               };\n"
  "> > +\n"
- "> > +               mmc0_clk: clk at 01c20088 {\n"
+ "> > +               mmc0_clk: clk@01c20088 {\n"
  "> > +                       #clock-cells = <1>;\n"
  "> > +                       compatible = \"allwinner,sun4i-a10-mmc-clk\";\n"
  "> > +                       reg = <0x01c20088 0x4>;\n"
@@ -124,7 +136,7 @@
  "> > +                                            \"mmc0_sample\";\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               mmc1_clk: clk at 01c2008c {\n"
+ "> > +               mmc1_clk: clk@01c2008c {\n"
  "> > +                       #clock-cells = <1>;\n"
  "> > +                       compatible = \"allwinner,sun4i-a10-mmc-clk\";\n"
  "> > +                       reg = <0x01c2008c 0x4>;\n"
@@ -134,7 +146,7 @@
  "> > +                                            \"mmc1_sample\";\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               mmc2_clk: clk at 01c20090 {\n"
+ "> > +               mmc2_clk: clk@01c20090 {\n"
  "> > +                       #clock-cells = <1>;\n"
  "> > +                       compatible = \"allwinner,sun4i-a10-mmc-clk\";\n"
  "> > +                       reg = <0x01c20090 0x4>;\n"
@@ -144,7 +156,7 @@
  "> > +                                            \"mmc2_sample\";\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               mbus_clk: clk at 01c2015c {\n"
+ "> > +               mbus_clk: clk@01c2015c {\n"
  "> > +                       #clock-cells = <0>;\n"
  "> > +                       compatible = \"allwinner,sun8i-a23-mbus-clk\";\n"
  "> > +                       reg = <0x01c2015c 0x4>;\n"
@@ -159,7 +171,7 @@
  "> > +               #size-cells = <1>;\n"
  "> > +               ranges;\n"
  "> > +\n"
- "> > +               dma: dma-controller at 01c02000 {\n"
+ "> > +               dma: dma-controller@01c02000 {\n"
  "> > +                       compatible = \"allwinner,sun8i-h3-dma\";\n"
  "> > +                       reg = <0x01c02000 0x1000>;\n"
  "> > +                       interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -168,7 +180,7 @@
  "> > +                       #dma-cells = <1>;\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               mmc0: mmc at 01c0f000 {\n"
+ "> > +               mmc0: mmc@01c0f000 {\n"
  "> > +                       compatible = \"allwinner,sun5i-a13-mmc\";\n"
  "> > +                       reg = <0x01c0f000 0x1000>;\n"
  "> > +                       clocks = <&bus_gates 8>,\n"
@@ -187,7 +199,7 @@
  "> > +                       #size-cells = <0>;\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               mmc1: mmc at 01c10000 {\n"
+ "> > +               mmc1: mmc@01c10000 {\n"
  "> > +                       compatible = \"allwinner,sun5i-a13-mmc\";\n"
  "> > +                       reg = <0x01c10000 0x1000>;\n"
  "> > +                       clocks = <&bus_gates 9>,\n"
@@ -206,7 +218,7 @@
  "> > +                       #size-cells = <0>;\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               mmc2: mmc at 01c11000 {\n"
+ "> > +               mmc2: mmc@01c11000 {\n"
  "> > +                       compatible = \"allwinner,sun5i-a13-mmc\";\n"
  "> > +                       reg = <0x01c11000 0x1000>;\n"
  "> > +                       clocks = <&bus_gates 10>,\n"
@@ -225,7 +237,7 @@
  "> > +                       #size-cells = <0>;\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               pio: pinctrl at 01c20800 {\n"
+ "> > +               pio: pinctrl@01c20800 {\n"
  "> > +                       compatible = \"allwinner,sun8i-h3-pinctrl\";\n"
  "> > +                       reg = <0x01c20800 0x400>;\n"
  "> > +                       interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,\n"
@@ -236,14 +248,14 @@
  "> > +                       interrupt-controller;\n"
  "> > +                       #interrupt-cells = <2>;\n"
  "> > +\n"
- "> > +                       uart0_pins_a: uart0 at 0 {\n"
+ "> > +                       uart0_pins_a: uart0@0 {\n"
  "> > +                               allwinner,pins = \"PA4\", \"PA5\";\n"
  "> > +                               allwinner,function = \"uart0\";\n"
  "> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;\n"
  "> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;\n"
  "> > +                       };\n"
  "> > +\n"
- "> > +                       mmc0_pins_a: mmc0 at 0 {\n"
+ "> > +                       mmc0_pins_a: mmc0@0 {\n"
  "> > +                               allwinner,pins = \"PF0\", \"PF1\", \"PF2\", \"PF3\",\n"
  "> > +                                                \"PF4\", \"PF5\";\n"
  "> > +                               allwinner,function = \"mmc0\";\n"
@@ -251,7 +263,7 @@
  "> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;\n"
  "> > +                       };\n"
  "> > +\n"
- "> > +                       mmc0_cd_pin: mmc0_cd_pin at 0 {\n"
+ "> > +                       mmc0_cd_pin: mmc0_cd_pin@0 {\n"
  "> > +                               allwinner,pins = \"PF6\";\n"
  "> > +                               allwinner,function = \"gpio_in\";\n"
  "> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;\n"
@@ -262,7 +274,7 @@
  "> in which case you should name the label like \"mmc0_cd_pin_reference_design\".\n"
  "> \n"
  "> > +\n"
- "> > +                       mmc1_pins_a: mmc1 at 0 {\n"
+ "> > +                       mmc1_pins_a: mmc1@0 {\n"
  "> > +                               allwinner,pins = \"PG0\", \"PG1\", \"PG2\", \"PG3\",\n"
  "> > +                                                \"PG4\", \"PG5\";\n"
  "> > +                               allwinner,function = \"mmc1\";\n"
@@ -271,13 +283,13 @@
  "> > +                       };\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               bus_rst: reset at 01c202c0 {\n"
+ "> > +               bus_rst: reset@01c202c0 {\n"
  "> > +                       #reset-cells = <1>;\n"
  "> > +                       compatible = \"allwinner,sun8i-h3-bus-reset\";\n"
  "> > +                       reg = <0x01c202c0 0x1c>;\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               timer at 01c20c00 {\n"
+ "> > +               timer@01c20c00 {\n"
  "> > +                       compatible = \"allwinner,sun4i-a10-timer\";\n"
  "> > +                       reg = <0x01c20c00 0xa0>;\n"
  "> > +                       interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,\n"
@@ -285,13 +297,13 @@
  "> > +                       clocks = <&osc24M>;\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               wdt0: watchdog at 01c20ca0 {\n"
+ "> > +               wdt0: watchdog@01c20ca0 {\n"
  "> > +                       compatible = \"allwinner,sun6i-a31-wdt\";\n"
  "> > +                       reg = <0x01c20ca0 0x20>;\n"
  "> > +                       interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;\n"
  "> > +               };\n"
  "> > +\n"
- "> > +               uart0: serial at 01c28000 {\n"
+ "> > +               uart0: serial@01c28000 {\n"
  "> > +                       compatible = \"snps,dw-apb-uart\";\n"
  "> > +                       reg = <0x01c28000 0x400>;\n"
  "> > +                       interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -313,13 +325,27 @@
  "-- \n"
  "Maxime Ripard, Free Electrons\n"
  "Embedded Linux, Kernel and Android engineering\n"
- "http://free-electrons.com\n"
- "-------------- next part --------------\n"
- "A non-text attachment was scrubbed...\n"
- "Name: signature.asc\n"
- "Type: application/pgp-signature\n"
- "Size: 819 bytes\n"
- "Desc: Digital signature\n"
- URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20151101/8c48e0ad/attachment.sig>
+ http://free-electrons.com
+ "\01:2\0"
+ "fn\0signature.asc\0"
+ "d\0Digital signature\0"
+ "b\0"
+ "-----BEGIN PGP SIGNATURE-----\n"
+ "Version: GnuPG v1\n"
+ "\n"
+ "iQIcBAEBAgAGBQJWNd9eAAoJEBx+YmzsjxAgQi0QAIgtst25og+dtP+O3KIrpoGP\n"
+ "7mCqMZPozsa7/0LEG8Cjg7yjuwyLYwNF3DAfTDDNtK9RJNOFXf8FoXglZR8NnePH\n"
+ "kdzWvt5h2E1dLQuVIaEIi60hsVCN16iAZuKN9euVflHyWBttu/h3TO9PMjK+eYyR\n"
+ "M5B+OBTKI/xmu2Q/T06vZw/IayEYcPuzFPlKNEU1BJJ3TZQcWD+OTinJHXm/LNUW\n"
+ "HKCmuDc0ZK5MqzOPkBpYGvZdx2Jz0/68PyR9/C4txeQ1pOGq9vRZwQV7pVuPs+g7\n"
+ "jp9dvKgDsxkszBOvr883BWkZJajx/d+/93R3hFmbLntazeVbfEZTYKqVpZPpPCpL\n"
+ "x8J8fr+IqgYcE6/4RLQMGctTf7WV/d8CUvl/fVzTdNAwQiO4WOQ6colLbXIRlbJZ\n"
+ "KpLRMN+qwuihXDAWbGvesKHVbpgh711U0jk2Rg8tBh6n/aQQyL0Rs4HJFpFi4Myf\n"
+ "t+GjRZz1trmleOjcQ0nQmTOevWh0PSteceFk6BD2N6YV6wWXbsS9raFo6Ql5bvcH\n"
+ "C49VDLMNHWKCu0ivg67w42xNsKF/R4+7TBdaTCgFKmrfe7oaA9mffRPpiFEkqKlx\n"
+ "wG3PLliUPSozsFFuQB78H454Wy0ueHv8doF6R2a3v4kmDjg8lAZTVdCYw90hIfpJ\n"
+ "1qxSkpcjYz+Ifwxi0ZSo\n"
+ "=hs/O\n"
+ "-----END PGP SIGNATURE-----\n"
 
-521a30fb84a6fb7c99fa17974d31743d9f137019447acf6bbe2856f625deb23c
+c4360780111194cf275880025d1bd5fc9df4b6d89f54eec3341a352a9bedb6e4

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.