From mboxrd@z Thu Jan 1 00:00:00 1970 From: Rob Herring Subject: Re: [PATCH v10 10/17] dt-bindings: add document for rockchip dp phy Date: Tue, 8 Dec 2015 09:06:32 -0600 Message-ID: <20151208150632.GA16308@rob-hp-laptop> References: <1449470239-30667-1-git-send-email-ykk@rock-chips.com> <1449470390-31285-1-git-send-email-ykk@rock-chips.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline In-Reply-To: <1449470390-31285-1-git-send-email-ykk@rock-chips.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Yakir Yang Cc: Krzysztof Kozlowski , Seung-Woo Kim , dri-devel@lists.freedesktop.org, Andrzej Hajda , Gustavo Padovan , linux-samsung-soc@vger.kernel.org, Russell King , javier@osg.samsung.com, Kishon Vijay Abraham I , linux-rockchip@lists.infradead.org, Thierry Reding , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Jingoo Han , emil.l.velikov@gmail.com, linux-kernel@vger.kernel.org, Kyungmin Park , ajaynumb@gmail.com, Andy Yan List-Id: linux-rockchip.vger.kernel.org T24gTW9uLCBEZWMgMDcsIDIwMTUgYXQgMDI6Mzk6NTBQTSArMDgwMCwgWWFraXIgWWFuZyB3cm90 ZToKPiBBZGQgZHQgYmluZGluZyBkb2N1bWVudGF0aW9uIGZvciByb2NrY2hpcCBkaXNwbGF5IHBv cnQgUEhZLgo+IAo+IFNpZ25lZC1vZmYtYnk6IFlha2lyIFlhbmcgPHlra0Byb2NrLWNoaXBzLmNv bT4KPiBSZXZpZXdlZC1ieTogSGVpa28gU3R1ZWJuZXIgPGhlaWtvQHNudGVjaC5kZT4KCk9uZSBw b3NzaWJsZSB0eXBvIGJlbG93LCBvdGhlcndpc2U6CgpBY2tlZC1ieTogUm9iIEhlcnJpbmcgPHJv YmhAa2VybmVsLm9yZz4KCj4gLS0tCj4gQ2hhbmdlcyBpbiB2MTA6IE5vbmUKPiBDaGFuZ2VzIGlu IHY5OiBOb25lCj4gQ2hhbmdlcyBpbiB2ODoKPiAtIFJlbW92ZSB0aGUgc3BlY2lmaWMgYWRkcmVz cyBpbiB0aGUgZXhhbXBsZSBub2RlIG5hbWUuIChIZWlrbykKPiAKPiBDaGFuZ2VzIGluIHY3Ogo+ IC0gU2ltcGxpZnkgdGhlIGNvbW1pdCBtZXNzYWdlLiAoS2lzaG9uKQo+IAo+IENoYW5nZXMgaW4g djY6IE5vbmUKPiBDaGFuZ2VzIGluIHY1Ogo+IC0gU3BsaXQgYmluZGluZyBkb2MncyBmcm9tIGRy aXZlciBjaGFuZ2VzLiAoUm9iKQo+IC0gVXBkYXRlIHRoZSByb2NrY2hpcCxncmYgZXhwbGFpbiBp biBkb2N1bWVudCwgYW5kIGNvcnJlY3QgdGhlIGNsb2NrIHJlcXVpcmVkCj4gICBlbGVtZXRzIGlu IGRvY3VtZW50LiAoUm9iICYgSGVpa28pCj4gCj4gQ2hhbmdlcyBpbiB2NDogTm9uZQo+IENoYW5n ZXMgaW4gdjM6IE5vbmUKPiBDaGFuZ2VzIGluIHYyOiBOb25lCj4gCj4gIC4uLi9kZXZpY2V0cmVl L2JpbmRpbmdzL3BoeS9yb2NrY2hpcC1kcC1waHkudHh0ICAgIHwgMjIgKysrKysrKysrKysrKysr KysrKysrKwo+ICAxIGZpbGUgY2hhbmdlZCwgMjIgaW5zZXJ0aW9ucygrKQo+ICBjcmVhdGUgbW9k ZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL3BoeS9yb2NrY2hpcC1k cC1waHkudHh0Cj4gCj4gZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5k aW5ncy9waHkvcm9ja2NoaXAtZHAtcGh5LnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9i aW5kaW5ncy9waHkvcm9ja2NoaXAtZHAtcGh5LnR4dAo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4g aW5kZXggMDAwMDAwMC4uMDA5MDJjYgo+IC0tLSAvZGV2L251bGwKPiArKysgYi9Eb2N1bWVudGF0 aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcGh5L3JvY2tjaGlwLWRwLXBoeS50eHQKPiBAQCAtMCww ICsxLDIyIEBACj4gK1JvY2tjaGlwIFNvYyBTZXJvZXMgRGlzcGxheSBQb3J0IFBIWQogICAgICAg ICAgICAgICAgICAgXgpJcyB0aGlzIHN1cHBvc2VkIHRvIGJlIFNlckRlcz8KCj4gKy0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQo+ICsKPiArUmVxdWlyZWQgcHJvcGVydGllczoK PiArLSBjb21wYXRpYmxlIDogc2hvdWxkIGJlIG9uZSBvZiB0aGUgZm9sbG93aW5nIHN1cHBvcnRl ZCB2YWx1ZXM6Cj4gKwkgLSAicm9ja2NoaXAucmszMjg4LWRwLXBoeSIKPiArLSBjbG9ja3M6IGZy b20gY29tbW9uIGNsb2NrIGJpbmRpbmc6IGhhbmRsZSB0byBkcCBjbG9jay4KPiArCW9mIG1lbW9y eSBtYXBwZWQgcmVnaW9uLgo+ICstIGNsb2NrLW5hbWVzOiBmcm9tIGNvbW1vbiBjbG9jayBiaW5k aW5nOgo+ICsJUmVxdWlyZWQgZWxlbWVudHM6ICIyNG0iCj4gKy0gcm9ja2NoaXAsZ3JmOiBwaGFu ZGxlIHRvIHRoZSBzeXNjb24gbWFuYWdpbmcgdGhlICJnZW5lcmFsIHJlZ2lzdGVyIGZpbGVzIgo+ ICstICNwaHktY2VsbHMgOiBmcm9tIHRoZSBnZW5lcmljIFBIWSBiaW5kaW5ncywgbXVzdCBiZSAw Owo+ICsKPiArRXhhbXBsZToKPiArCj4gK2VkcF9waHk6IGVkcC1waHkgewo+ICsJY29tcGF0aWJs ZSA9ICJyb2NrY2hpcCxyazMyODgtZHAtcGh5IjsKPiArCXJvY2tjaGlwLGdyZiA9IDwmZ3JmPjsK PiArCWNsb2NrcyA9IDwmY3J1IFNDTEtfRURQXzI0TT47Cj4gKwljbG9jay1uYW1lcyA9ICIyNG0i Owo+ICsJI3BoeS1jZWxscyA9IDwwPjsKPiArfTsKPiAtLSAKPiAxLjkuMQo+IAo+IAo+IF9fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCj4gZHJpLWRldmVsIG1h aWxpbmcgbGlzdAo+IGRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKPiBodHRwOi8vbGlz dHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCl9fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmRyaS1kZXZlbCBtYWlsaW5nIGxp c3QKZHJpLWRldmVsQGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwOi8vbGlzdHMuZnJlZWRlc2t0 b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 From: robh@kernel.org (Rob Herring) Date: Tue, 8 Dec 2015 09:06:32 -0600 Subject: [PATCH v10 10/17] dt-bindings: add document for rockchip dp phy In-Reply-To: <1449470390-31285-1-git-send-email-ykk@rock-chips.com> References: <1449470239-30667-1-git-send-email-ykk@rock-chips.com> <1449470390-31285-1-git-send-email-ykk@rock-chips.com> Message-ID: <20151208150632.GA16308@rob-hp-laptop> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Mon, Dec 07, 2015 at 02:39:50PM +0800, Yakir Yang wrote: > Add dt binding documentation for rockchip display port PHY. > > Signed-off-by: Yakir Yang > Reviewed-by: Heiko Stuebner One possible typo below, otherwise: Acked-by: Rob Herring > --- > Changes in v10: None > Changes in v9: None > Changes in v8: > - Remove the specific address in the example node name. (Heiko) > > Changes in v7: > - Simplify the commit message. (Kishon) > > Changes in v6: None > Changes in v5: > - Split binding doc's from driver changes. (Rob) > - Update the rockchip,grf explain in document, and correct the clock required > elemets in document. (Rob & Heiko) > > Changes in v4: None > Changes in v3: None > Changes in v2: None > > .../devicetree/bindings/phy/rockchip-dp-phy.txt | 22 ++++++++++++++++++++++ > 1 file changed, 22 insertions(+) > create mode 100644 Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt > > diff --git a/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt b/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt > new file mode 100644 > index 0000000..00902cb > --- /dev/null > +++ b/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt > @@ -0,0 +1,22 @@ > +Rockchip Soc Seroes Display Port PHY ^ Is this supposed to be SerDes? > +------------------------------------ > + > +Required properties: > +- compatible : should be one of the following supported values: > + - "rockchip.rk3288-dp-phy" > +- clocks: from common clock binding: handle to dp clock. > + of memory mapped region. > +- clock-names: from common clock binding: > + Required elements: "24m" > +- rockchip,grf: phandle to the syscon managing the "general register files" > +- #phy-cells : from the generic PHY bindings, must be 0; > + > +Example: > + > +edp_phy: edp-phy { > + compatible = "rockchip,rk3288-dp-phy"; > + rockchip,grf = <&grf>; > + clocks = <&cru SCLK_EDP_24M>; > + clock-names = "24m"; > + #phy-cells = <0>; > +}; > -- > 1.9.1 > > > _______________________________________________ > dri-devel mailing list > dri-devel at lists.freedesktop.org > http://lists.freedesktop.org/mailman/listinfo/dri-devel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965012AbbLHPGn (ORCPT ); Tue, 8 Dec 2015 10:06:43 -0500 Received: from mail.kernel.org ([198.145.29.136]:51037 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756717AbbLHPGj (ORCPT ); Tue, 8 Dec 2015 10:06:39 -0500 Date: Tue, 8 Dec 2015 09:06:32 -0600 From: Rob Herring To: Yakir Yang Cc: Inki Dae , Mark Yao , Jingoo Han , Heiko Stuebner , devicetree@vger.kernel.org, Krzysztof Kozlowski , linux-samsung-soc@vger.kernel.org, Russell King , javier@osg.samsung.com, emil.l.velikov@gmail.com, Seung-Woo Kim , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Kishon Vijay Abraham I , linux-rockchip@lists.infradead.org, Andrzej Hajda , Kyungmin Park , ajaynumb@gmail.com, Andy Yan , Thierry Reding , Gustavo Padovan , linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v10 10/17] dt-bindings: add document for rockchip dp phy Message-ID: <20151208150632.GA16308@rob-hp-laptop> References: <1449470239-30667-1-git-send-email-ykk@rock-chips.com> <1449470390-31285-1-git-send-email-ykk@rock-chips.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1449470390-31285-1-git-send-email-ykk@rock-chips.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Dec 07, 2015 at 02:39:50PM +0800, Yakir Yang wrote: > Add dt binding documentation for rockchip display port PHY. > > Signed-off-by: Yakir Yang > Reviewed-by: Heiko Stuebner One possible typo below, otherwise: Acked-by: Rob Herring > --- > Changes in v10: None > Changes in v9: None > Changes in v8: > - Remove the specific address in the example node name. (Heiko) > > Changes in v7: > - Simplify the commit message. (Kishon) > > Changes in v6: None > Changes in v5: > - Split binding doc's from driver changes. (Rob) > - Update the rockchip,grf explain in document, and correct the clock required > elemets in document. (Rob & Heiko) > > Changes in v4: None > Changes in v3: None > Changes in v2: None > > .../devicetree/bindings/phy/rockchip-dp-phy.txt | 22 ++++++++++++++++++++++ > 1 file changed, 22 insertions(+) > create mode 100644 Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt > > diff --git a/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt b/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt > new file mode 100644 > index 0000000..00902cb > --- /dev/null > +++ b/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt > @@ -0,0 +1,22 @@ > +Rockchip Soc Seroes Display Port PHY ^ Is this supposed to be SerDes? > +------------------------------------ > + > +Required properties: > +- compatible : should be one of the following supported values: > + - "rockchip.rk3288-dp-phy" > +- clocks: from common clock binding: handle to dp clock. > + of memory mapped region. > +- clock-names: from common clock binding: > + Required elements: "24m" > +- rockchip,grf: phandle to the syscon managing the "general register files" > +- #phy-cells : from the generic PHY bindings, must be 0; > + > +Example: > + > +edp_phy: edp-phy { > + compatible = "rockchip,rk3288-dp-phy"; > + rockchip,grf = <&grf>; > + clocks = <&cru SCLK_EDP_24M>; > + clock-names = "24m"; > + #phy-cells = <0>; > +}; > -- > 1.9.1 > > > _______________________________________________ > dri-devel mailing list > dri-devel@lists.freedesktop.org > http://lists.freedesktop.org/mailman/listinfo/dri-devel