All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20151213210719.GC19456@lukather>

diff --git a/a/1.txt b/N1/1.txt
index 7ce64ca..7c8cf5d 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -7,7 +7,7 @@ On Fri, Dec 11, 2015 at 11:45:39PM +0100, Marcus Weseloh wrote:
 > The SPI hardware needs 3 clock cycles to set up the delay, which makes
 > the minimum non-zero wait time 4 clock cycles.
 > 
-> Signed-off-by: Marcus Weseloh <mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
+> Signed-off-by: Marcus Weseloh <mweseloh42@gmail.com>
 > ---
 > Changes from v1:
 >  * renamed the property for more clarity
@@ -38,3 +38,10 @@ Maxime
 Maxime Ripard, Free Electrons
 Embedded Linux, Kernel and Android engineering
 http://free-electrons.com
+-------------- next part --------------
+A non-text attachment was scrubbed...
+Name: signature.asc
+Type: application/pgp-signature
+Size: 819 bytes
+Desc: Digital signature
+URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20151213/124a2070/attachment.sig>
diff --git a/a/content_digest b/N1/content_digest
index 3fe3fd8..ed0710b 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,22 +1,9 @@
  "ref\01449873940-10167-1-git-send-email-mweseloh42@gmail.com\0"
- "ref\01449873940-10167-1-git-send-email-mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org\0"
- "From\0Maxime Ripard <maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>\0"
- "Subject\0Re: [PATCH v2] spi: dts: sun4i: Add support for inter-word wait cycles using the SPI Wait Clock Register\0"
+ "From\0maxime.ripard@free-electrons.com (Maxime Ripard)\0"
+ "Subject\0[PATCH v2] spi: dts: sun4i: Add support for inter-word wait cycles using the SPI Wait Clock Register\0"
  "Date\0Sun, 13 Dec 2015 22:07:19 +0100\0"
- "To\0Marcus Weseloh <mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\0"
- "Cc\0linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org"
-  Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
-  Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>
-  Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>
-  Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org>
-  Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
-  Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>
-  Mark Brown <broonie-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
-  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " linux-spi-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
- "\01:1\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
+ "\00:1\0"
  "b\0"
  "Hi,\n"
  "\n"
@@ -27,7 +14,7 @@
  "> The SPI hardware needs 3 clock cycles to set up the delay, which makes\n"
  "> the minimum non-zero wait time 4 clock cycles.\n"
  "> \n"
- "> Signed-off-by: Marcus Weseloh <mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\n"
+ "> Signed-off-by: Marcus Weseloh <mweseloh42@gmail.com>\n"
  "> ---\n"
  "> Changes from v1:\n"
  ">  * renamed the property for more clarity\n"
@@ -57,6 +44,13 @@
  "-- \n"
  "Maxime Ripard, Free Electrons\n"
  "Embedded Linux, Kernel and Android engineering\n"
- http://free-electrons.com
+ "http://free-electrons.com\n"
+ "-------------- next part --------------\n"
+ "A non-text attachment was scrubbed...\n"
+ "Name: signature.asc\n"
+ "Type: application/pgp-signature\n"
+ "Size: 819 bytes\n"
+ "Desc: Digital signature\n"
+ URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20151213/124a2070/attachment.sig>
 
-7f87fb7044a223179688909a47ddbf3db3b7dc175cac70c059dd20f95ea0e762
+9d8e4df80fe1207971b2e6d715173c7d9741df9a7a7efd7c5ff1947d7eb686f2

diff --git a/a/1.txt b/N2/1.txt
index 7ce64ca..c8f0ac1 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -7,7 +7,7 @@ On Fri, Dec 11, 2015 at 11:45:39PM +0100, Marcus Weseloh wrote:
 > The SPI hardware needs 3 clock cycles to set up the delay, which makes
 > the minimum non-zero wait time 4 clock cycles.
 > 
-> Signed-off-by: Marcus Weseloh <mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
+> Signed-off-by: Marcus Weseloh <mweseloh42@gmail.com>
 > ---
 > Changes from v1:
 >  * renamed the property for more clarity
diff --git a/N2/2.bin b/N2/2.bin
new file mode 100644
index 0000000..e685327
--- /dev/null
+++ b/N2/2.bin
@@ -0,0 +1,17 @@
+-----BEGIN PGP SIGNATURE-----
+Version: GnuPG v1
+
+iQIcBAEBAgAGBQJWbd4HAAoJEBx+YmzsjxAgU7QP/A6hcy1/30UnBj0FyQbHUbhy
+BmumwoOLae03bCY3cTcq4nFiUYz3EHhu2hgNP9QH5NAEmokyd9YxbCV782jSdb8Q
+3X791vo8q9I/3cMghElPPiIXM05ENwVPVpnZnxuHAHScJ+AT1q5MsgAy2X+Rktyd
++H/JzMvNtducYwtc7dTBCa8KpWfLyv4UQI4WHhntG5LR5OgZLlTqdWPuQWwy0hCl
+rWoYvw7wV+u1DApAfAmGWyhhpIFxSGfdNbgXY1GYvs6H/RNxF7fV09c8GpMi7ghQ
+tEOgBW8bF1n2LKBu5lUGHCt+8wujPj4n10SiVB3UZwM5PyRaJidhmqHQ9hP9hgX4
+vLyNXg8vCe8aOwKxRnOR41TPCn6tfsyrUVxIpGU2BZxS1phys5kOW8CviVNY0iIg
+FDpuQNMVC6LaYDDPKAL6nfB69Nrr9hPWaqB/rH885sUzTh5Ek4R9k0+VaeVS6feh
+335C7z2C8nF/dqdAlcNY2c1mZWiQCpo5dJxgm6frFZXOMCrzLLhx1v7Wb/xdL+Hk
+ttAeanEtibt9/xpS2606/iFz0kW4bXHXOuxQLiBqmofyh+M2o9YVkv4QCAnvB/2M
+qEBDxY21KGiLRa/ivHTTnijaKSB5srUUCxH9YJrp/KUEojnJ0mlOIH1jq9HYwb2P
+eExrSk8f5PpmQcj/1xpA
+=+bdG
+-----END PGP SIGNATURE-----
diff --git a/N2/2.hdr b/N2/2.hdr
new file mode 100644
index 0000000..3237378
--- /dev/null
+++ b/N2/2.hdr
@@ -0,0 +1,2 @@
+Content-Type: application/pgp-signature; name="signature.asc"
+Content-Description: Digital signature
diff --git a/a/content_digest b/N2/content_digest
index 3fe3fd8..7d0bf49 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,21 +1,20 @@
  "ref\01449873940-10167-1-git-send-email-mweseloh42@gmail.com\0"
- "ref\01449873940-10167-1-git-send-email-mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org\0"
- "From\0Maxime Ripard <maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>\0"
+ "From\0Maxime Ripard <maxime.ripard@free-electrons.com>\0"
  "Subject\0Re: [PATCH v2] spi: dts: sun4i: Add support for inter-word wait cycles using the SPI Wait Clock Register\0"
  "Date\0Sun, 13 Dec 2015 22:07:19 +0100\0"
- "To\0Marcus Weseloh <mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\0"
- "Cc\0linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org"
-  Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
-  Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>
-  Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>
-  Ian Campbell <ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org>
-  Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
-  Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>
-  Mark Brown <broonie-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
-  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " linux-spi-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "To\0Marcus Weseloh <mweseloh42@gmail.com>\0"
+ "Cc\0linux-sunxi@googlegroups.com"
+  Rob Herring <robh+dt@kernel.org>
+  Pawel Moll <pawel.moll@arm.com>
+  Mark Rutland <mark.rutland@arm.com>
+  Ian Campbell <ijc+devicetree@hellion.org.uk>
+  Kumar Gala <galak@codeaurora.org>
+  Chen-Yu Tsai <wens@csie.org>
+  Mark Brown <broonie@kernel.org>
+  devicetree@vger.kernel.org
+  linux-arm-kernel@lists.infradead.org
+  linux-kernel@vger.kernel.org
+ " linux-spi@vger.kernel.org\0"
  "\01:1\0"
  "b\0"
  "Hi,\n"
@@ -27,7 +26,7 @@
  "> The SPI hardware needs 3 clock cycles to set up the delay, which makes\n"
  "> the minimum non-zero wait time 4 clock cycles.\n"
  "> \n"
- "> Signed-off-by: Marcus Weseloh <mweseloh42-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\n"
+ "> Signed-off-by: Marcus Weseloh <mweseloh42@gmail.com>\n"
  "> ---\n"
  "> Changes from v1:\n"
  ">  * renamed the property for more clarity\n"
@@ -58,5 +57,26 @@
  "Maxime Ripard, Free Electrons\n"
  "Embedded Linux, Kernel and Android engineering\n"
  http://free-electrons.com
+ "\01:2\0"
+ "fn\0signature.asc\0"
+ "d\0Digital signature\0"
+ "b\0"
+ "-----BEGIN PGP SIGNATURE-----\n"
+ "Version: GnuPG v1\n"
+ "\n"
+ "iQIcBAEBAgAGBQJWbd4HAAoJEBx+YmzsjxAgU7QP/A6hcy1/30UnBj0FyQbHUbhy\n"
+ "BmumwoOLae03bCY3cTcq4nFiUYz3EHhu2hgNP9QH5NAEmokyd9YxbCV782jSdb8Q\n"
+ "3X791vo8q9I/3cMghElPPiIXM05ENwVPVpnZnxuHAHScJ+AT1q5MsgAy2X+Rktyd\n"
+ "+H/JzMvNtducYwtc7dTBCa8KpWfLyv4UQI4WHhntG5LR5OgZLlTqdWPuQWwy0hCl\n"
+ "rWoYvw7wV+u1DApAfAmGWyhhpIFxSGfdNbgXY1GYvs6H/RNxF7fV09c8GpMi7ghQ\n"
+ "tEOgBW8bF1n2LKBu5lUGHCt+8wujPj4n10SiVB3UZwM5PyRaJidhmqHQ9hP9hgX4\n"
+ "vLyNXg8vCe8aOwKxRnOR41TPCn6tfsyrUVxIpGU2BZxS1phys5kOW8CviVNY0iIg\n"
+ "FDpuQNMVC6LaYDDPKAL6nfB69Nrr9hPWaqB/rH885sUzTh5Ek4R9k0+VaeVS6feh\n"
+ "335C7z2C8nF/dqdAlcNY2c1mZWiQCpo5dJxgm6frFZXOMCrzLLhx1v7Wb/xdL+Hk\n"
+ "ttAeanEtibt9/xpS2606/iFz0kW4bXHXOuxQLiBqmofyh+M2o9YVkv4QCAnvB/2M\n"
+ "qEBDxY21KGiLRa/ivHTTnijaKSB5srUUCxH9YJrp/KUEojnJ0mlOIH1jq9HYwb2P\n"
+ "eExrSk8f5PpmQcj/1xpA\n"
+ "=+bdG\n"
+ "-----END PGP SIGNATURE-----\n"
 
-7f87fb7044a223179688909a47ddbf3db3b7dc175cac70c059dd20f95ea0e762
+2cabc3130a10f5e823d358c602f1d52a31d86ef28ec681367d93f30d2d6e0387

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.