From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Cc: intel-gfx@lists.freedesktop.org, drm-intel-fixes@lists.freedesktop.org
Subject: Re: [PATCH 3/5] drm/i915: Fix watermarks for VLV/CHV
Date: Thu, 10 Mar 2016 14:03:41 +0200 [thread overview]
Message-ID: <20160310120341.GE10446@intel.com> (raw)
In-Reply-To: <56E16041.4010200@linux.intel.com>
On Thu, Mar 10, 2016 at 12:53:37PM +0100, Maarten Lankhorst wrote:
> Op 10-03-16 om 11:33 schreef Ville Syrjälä:
> > On Thu, Mar 10, 2016 at 10:09:40AM +0100, Maarten Lankhorst wrote:
> >> Op 09-03-16 om 18:07 schreef ville.syrjala@linux.intel.com:
> >>> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> >>>
> >>> commit 92826fcdfc14 ("drm/i915: Calculate watermark related members in the crtc_state, v4.")
> >>> broke thigns by removing the pre vs. post wm update distinction. We also
> >>> lost the pre plane wm update entirely for VLV/CHV from the crtc enable
> >>> path.
> >>>
> >>> This caused underruns on modeset and plane enable/disable on CHV,
> >>> and often those can lead to a dead pipe.
> >>>
> >>> So let's bring back the pre vs. post thing, and let's toss in an
> >>> explicit wm update to valleyview_crtc_enable() to avoid having to
> >>> put it into the common code.
> >>>
> >>> This is more or less a partial revert of the offending commit.
> >>>
> >>> Cc: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
> >>> Cc: drm-intel-fixes@lists.freedesktop.org
> >>> Fixes: 92826fcdfc14 ("drm/i915: Calculate watermark related members in the crtc_state, v4.")
> >>> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> >>> ---
> >>> drivers/gpu/drm/i915/intel_atomic.c | 3 ++-
> >>> drivers/gpu/drm/i915/intel_display.c | 29 +++++++++++++++++++----------
> >>> drivers/gpu/drm/i915/intel_drv.h | 2 +-
> >>> 3 files changed, 22 insertions(+), 12 deletions(-)
> >>>
> >>> diff --git a/drivers/gpu/drm/i915/intel_atomic.c b/drivers/gpu/drm/i915/intel_atomic.c
> >>> index 6a661e796328..79448f1c8b8d 100644
> >>> --- a/drivers/gpu/drm/i915/intel_atomic.c
> >>> +++ b/drivers/gpu/drm/i915/intel_atomic.c
> >>> @@ -96,7 +96,8 @@ intel_crtc_duplicate_state(struct drm_crtc *crtc)
> >>> crtc_state->update_pipe = false;
> >>> crtc_state->disable_lp_wm = false;
> >>> crtc_state->disable_cxsr = false;
> >>> - crtc_state->wm_changed = false;
> >>> + crtc_state->update_wm_pre = false;
> >>> + crtc_state->update_wm_post = false;
> >>> crtc_state->fb_changed = false;
> >>> crtc_state->wm.need_postvbl_update = false;
> >> There's already a wm.need_postvbl_update.
> >> could we use it for non-atomic platforms, and add a wm.need_intermediate_update ?
> >> This could probably be used for ILK too.
> > Dunno. All I know is the regression is now on it's way 4.5 and needs to
> > be dealt with ASAP. So no major overhaul at this point.
> >
> Ok, since I lack the hardware to test for now this will have to do.. I'd like this to be revisited in the future.
>
> Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Thanks for the reviews everyone. Series pushed to dinq.
--
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2016-03-10 12:03 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-09 17:07 [PATCH 0/5] drm/i915: CHV regressions fixes ville.syrjala
2016-03-09 17:07 ` [PATCH 1/5] Revert "drm/i915: Enable PSR by default on Valleyview and Cherryview." ville.syrjala
2016-03-09 17:14 ` Vivi, Rodrigo
2016-03-10 9:41 ` Maarten Lankhorst
2016-03-09 17:07 ` [PATCH 2/5] drm/i915: Pass the correct crtc state to .update_plane() ville.syrjala
2016-03-10 9:41 ` Maarten Lankhorst
2016-03-09 17:07 ` [PATCH 3/5] drm/i915: Fix watermarks for VLV/CHV ville.syrjala
2016-03-10 9:09 ` Maarten Lankhorst
2016-03-10 10:33 ` Ville Syrjälä
2016-03-10 11:53 ` Maarten Lankhorst
2016-03-10 12:03 ` Ville Syrjälä [this message]
2016-03-09 17:07 ` [PATCH 4/5] drm/i915: Wait for vblank after cxsr disable in pre_plane_update ville.syrjala
2016-03-09 17:07 ` [PATCH 5/5] drm/i915: s/crtc_state/old_crtc_state/ in intel_atomic_commit() ville.syrjala
2016-03-09 17:31 ` ✗ Fi.CI.BAT: failure for drm/i915: CHV regressions fixes Patchwork
2016-03-09 18:03 ` Ville Syrjälä
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160310120341.GE10446@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=drm-intel-fixes@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=maarten.lankhorst@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.