From mboxrd@z Thu Jan 1 00:00:00 1970 From: maxime.ripard@free-electrons.com (Maxime Ripard) Date: Tue, 19 Apr 2016 11:16:05 +0200 Subject: [PATCH v3 05/19] dt-bindings: clk: sun5i: add DRAM gates compatible In-Reply-To: <20160415222911.GR14441@codeaurora.org> References: <1458751122-23976-1-git-send-email-maxime.ripard@free-electrons.com> <1458751122-23976-6-git-send-email-maxime.ripard@free-electrons.com> <20160415222911.GR14441@codeaurora.org> Message-ID: <20160419091605.GW4005@lukather> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Fri, Apr 15, 2016 at 03:29:11PM -0700, Stephen Boyd wrote: > On 03/23, Maxime Ripard wrote: > > The Allwinner SoCs have a gate controller to gate the access to the DRAM > > clock to the some devices that need to access the DRAM directly (mostly > > display / image related IPs). > > > > Use a simple gates driver to support the one found in the A13 / R8 SoCs. > > > > Signed-off-by: Maxime Ripard > > Acked-by: Chen-Yu Tsai > > Acked-by: Rob Herring > > --- > > Acked-by: Stephen Boyd Applied, thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 819 bytes Desc: Digital signature URL: From mboxrd@z Thu Jan 1 00:00:00 1970 From: Maxime Ripard Subject: Re: [PATCH v3 05/19] dt-bindings: clk: sun5i: add DRAM gates compatible Date: Tue, 19 Apr 2016 11:16:05 +0200 Message-ID: <20160419091605.GW4005@lukather> References: <1458751122-23976-1-git-send-email-maxime.ripard@free-electrons.com> <1458751122-23976-6-git-send-email-maxime.ripard@free-electrons.com> <20160415222911.GR14441@codeaurora.org> Reply-To: maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org Mime-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha1; protocol="application/pgp-signature"; boundary="2VOk7s3pVsDYAazo" Return-path: Sender: linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org Content-Disposition: inline In-Reply-To: <20160415222911.GR14441-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , To: Stephen Boyd Cc: Mike Turquette , David Airlie , Thierry Reding , Rob Herring , Chen-Yu Tsai , Daniel Vetter , devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org, Laurent Pinchart , Hans de Goede , Alexander Kaplan , Boris Brezillon , Thomas Petazzoni , Rob Clark List-Id: devicetree@vger.kernel.org --2VOk7s3pVsDYAazo Content-Type: text/plain; charset=UTF-8 Content-Disposition: inline On Fri, Apr 15, 2016 at 03:29:11PM -0700, Stephen Boyd wrote: > On 03/23, Maxime Ripard wrote: > > The Allwinner SoCs have a gate controller to gate the access to the DRAM > > clock to the some devices that need to access the DRAM directly (mostly > > display / image related IPs). > > > > Use a simple gates driver to support the one found in the A13 / R8 SoCs. > > > > Signed-off-by: Maxime Ripard > > Acked-by: Chen-Yu Tsai > > Acked-by: Rob Herring > > --- > > Acked-by: Stephen Boyd Applied, thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com --2VOk7s3pVsDYAazo-- From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753426AbcDSJQU (ORCPT ); Tue, 19 Apr 2016 05:16:20 -0400 Received: from down.free-electrons.com ([37.187.137.238]:43366 "EHLO mail.free-electrons.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1752949AbcDSJQS (ORCPT ); Tue, 19 Apr 2016 05:16:18 -0400 Date: Tue, 19 Apr 2016 11:16:05 +0200 From: Maxime Ripard To: Stephen Boyd Cc: Mike Turquette , David Airlie , Thierry Reding , Rob Herring , Chen-Yu Tsai , Daniel Vetter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-sunxi@googlegroups.com, Laurent Pinchart , Hans de Goede , Alexander Kaplan , Boris Brezillon , Thomas Petazzoni , Rob Clark Subject: Re: [PATCH v3 05/19] dt-bindings: clk: sun5i: add DRAM gates compatible Message-ID: <20160419091605.GW4005@lukather> References: <1458751122-23976-1-git-send-email-maxime.ripard@free-electrons.com> <1458751122-23976-6-git-send-email-maxime.ripard@free-electrons.com> <20160415222911.GR14441@codeaurora.org> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha1; protocol="application/pgp-signature"; boundary="2VOk7s3pVsDYAazo" Content-Disposition: inline In-Reply-To: <20160415222911.GR14441@codeaurora.org> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --2VOk7s3pVsDYAazo Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Fri, Apr 15, 2016 at 03:29:11PM -0700, Stephen Boyd wrote: > On 03/23, Maxime Ripard wrote: > > The Allwinner SoCs have a gate controller to gate the access to the DRAM > > clock to the some devices that need to access the DRAM directly (mostly > > display / image related IPs). > >=20 > > Use a simple gates driver to support the one found in the A13 / R8 SoCs. > >=20 > > Signed-off-by: Maxime Ripard > > Acked-by: Chen-Yu Tsai > > Acked-by: Rob Herring > > --- >=20 > Acked-by: Stephen Boyd Applied, thanks! Maxime --=20 Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com --2VOk7s3pVsDYAazo Content-Type: application/pgp-signature; name="signature.asc" Content-Description: Digital signature -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAEBAgAGBQJXFfdVAAoJEBx+YmzsjxAgUgQQALVnWo2m067y3DlTwNqFE2T2 Eqws4vpr7lgZ5qjuy5zju8SNqN/J6qSrboD4dh4zUuncZBa4nuUC/2Nz9OTkRQJx 5zQXB1duaMO/qgfVCZLRxUhJkaYJMD6XonL475T+hiY3WC1pJRtGfiPqcAxx4JL/ k5aGvXR3GN7WCIB7MeQJ/MEbOd7n77YQJXoLr6yRM7uCMstmzeBSLDPFnX/hW80v Qs6YvAr57dC4v2XrtBQ236XX/iz9ul0Bos6U6C3mleEuZTe0Zk/6RYWqANCACnEC JJJTQMXpHAHvn0/pLikAORkRA8wTE3Mpis8QDH54aBPmOnGyRpL8FrauYFZWU6bG fKBv20wkKjrq6kkoAu9zbmp0TjRrQ9cbYe9n6semSLhfYVuI7HWhDPQAw3jOfv3a NF4PXoEo8KyeAnLAegpUSvQeXGS+C0YAM6p1QWq8buynVMu3lRPiaSHIoxhUbzaE UfUa0b7c9UITfHMaeluk4He5jrzz467idWb6FeG8uKiWuSWhA2JGWsWwdM7wJlpV NN6Mr3vho/jCr6Tn3SdFDad9QuyZU9+ZucfGEdLNFA3O0PGj5kcPSI5nCk+PnUpW HefSpsBEP9WN3KT87Qw04RefQX7erF4GEf2584iMrlrmTAnybTJ2D0jAzceJu58a DUzrrcPLtPH+F5Wy5YXl =s/NY -----END PGP SIGNATURE----- --2VOk7s3pVsDYAazo--