From mboxrd@z Thu Jan 1 00:00:00 1970 From: Greg KH Subject: Re: [PATCH v2] serial: amba-pl011: complete support to ZTE uart Date: Thu, 28 Apr 2016 13:11:06 -0700 Message-ID: <20160428201106.GA2924@kroah.com> References: <1458717126-20814-1-git-send-email-jun.nie@linaro.org> <570CF1B3.8080305@linaro.org> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline In-Reply-To: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=m.gmane.org@lists.infradead.org To: Jun Nie Cc: Russell King - ARM Linux , Peter Hurley , G Gregory , Jason Liu , Andre Przywara , Timur Tabi , linux-serial@vger.kernel.org, Shawn Guo , linux-arm-kernel@lists.infradead.org List-Id: linux-serial@vger.kernel.org T24gTW9uLCBBcHIgMjUsIDIwMTYgYXQgMDI6NTM6MDJQTSArMDgwMCwgSnVuIE5pZSB3cm90ZToK PiAyMDE2LTA0LTEyIDIxOjAxIEdNVCswODowMCBKdW4gTmllIDxqdW4ubmllQGxpbmFyby5vcmc+ Ogo+ID4gT24gMjAxNuW5tDA05pyIMDHml6UgMTc6NTMsIEp1biBOaWUgd3JvdGU6Cj4gPj4KPiA+ PiAyMDE2LTAzLTIzIDE1OjEyIEdNVCswODowMCBKdW4gTmllIDxqdW4ubmllQGxpbmFyby5vcmc+ Ogo+ID4+Pgo+ID4+PiBDb21wbGV0ZSBzdXBwb3J0IHRvIFpURSB1YXJ0IHdpdGggYWRkaW5nIHNw ZWNpZmljIHJlZ2lzdGVycwo+ID4+PiBtYXNrLgo+ID4+PiBXZSB1c2UgYSBtYWdpYyBhbWJhIHBl cmlwaGlkIHZhbHVlIGFzIHBsMDExIGRldmljZSBvbiBaVEUKPiA+Pj4gZG9lcyBub3QgaGF2ZSBh IHBlcmlwaGlkIHZhbHVlIGluIHJlZ2lzdGVyLiBUaGUgbWFnaWMgdmFsdWUKPiA+Pj4gc2hvdWxk IGFsc28gYmUgZmVlZCB2aWEgZGV2aWNlIHRyZWUgImFybSxwcmltZWNlbGwtcGVyaXBoaWQiCj4g Pj4+IHByb3BlcnR5IHRvIG1hdGNoIHBsMDExIGRyaXZlciBhbmQgZ2V0IFpURSB1YXJ0IGRhdGEu Cj4gPj4+Cj4gPj4+IFNpZ25lZC1vZmYtYnk6IEp1biBOaWUgPGp1bi5uaWVAbGluYXJvLm9yZz4K PiA+Pj4gLS0tCj4gPj4+ICAgZHJpdmVycy90dHkvc2VyaWFsL2FtYmEtcGwwMTEuYyB8IDczCj4g Pj4+ICsrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKy0tLS0tLS0tCj4gPj4+ICAgaW5j bHVkZS9saW51eC9hbWJhL3NlcmlhbC5oICAgICB8ICA0ICsrKwo+ID4+PiAgIDIgZmlsZXMgY2hh bmdlZCwgNjQgaW5zZXJ0aW9ucygrKSwgMTMgZGVsZXRpb25zKC0pCj4gPj4+Cj4gPj4+IGRpZmYg LS1naXQgYS9kcml2ZXJzL3R0eS9zZXJpYWwvYW1iYS1wbDAxMS5jCj4gPj4+IGIvZHJpdmVycy90 dHkvc2VyaWFsL2FtYmEtcGwwMTEuYwo+ID4+PiBpbmRleCA3YzE5OGUwLi42OTZlZTBjIDEwMDY0 NAo+ID4+PiAtLS0gYS9kcml2ZXJzL3R0eS9zZXJpYWwvYW1iYS1wbDAxMS5jCj4gPj4+ICsrKyBi L2RyaXZlcnMvdHR5L3NlcmlhbC9hbWJhLXBsMDExLmMKPiA+Pj4gQEAgLTkzLDYgKzkzLDEwIEBA IHN0YXRpYyB1MTYgcGwwMTFfc3RkX29mZnNldHNbUkVHX0FSUkFZX1NJWkVdID0gewo+ID4+PiAg IHN0cnVjdCB2ZW5kb3JfZGF0YSB7Cj4gPj4+ICAgICAgICAgIGNvbnN0IHUxNiAgICAgICAgICAg ICAgICpyZWdfb2Zmc2V0Owo+ID4+PiAgICAgICAgICB1bnNpZ25lZCBpbnQgICAgICAgICAgICBp ZmxzOwo+ID4+PiArICAgICAgIHVuc2lnbmVkIGludCAgICAgICAgICAgIGZyX2J1c3k7Cj4gPj4+ ICsgICAgICAgdW5zaWduZWQgaW50ICAgICAgICAgICAgZnJfZHNyOwo+ID4+PiArICAgICAgIHVu c2lnbmVkIGludCAgICAgICAgICAgIGZyX2N0czsKPiA+Pj4gKyAgICAgICB1bnNpZ25lZCBpbnQg ICAgICAgICAgICBmcl9yaTsKPiA+Pj4gICAgICAgICAgYm9vbCAgICAgICAgICAgICAgICAgICAg YWNjZXNzXzMyYjsKPiA+Pj4gICAgICAgICAgYm9vbCAgICAgICAgICAgICAgICAgICAgb3ZlcnNh bXBsaW5nOwo+ID4+PiAgICAgICAgICBib29sICAgICAgICAgICAgICAgICAgICBkbWFfdGhyZXNo b2xkOwo+ID4+PiBAQCAtMTExLDYgKzExNSwxMCBAQCBzdGF0aWMgdW5zaWduZWQgaW50IGdldF9m aWZvc2l6ZV9hcm0oc3RydWN0Cj4gPj4+IGFtYmFfZGV2aWNlICpkZXYpCj4gPj4+ICAgc3RhdGlj IHN0cnVjdCB2ZW5kb3JfZGF0YSB2ZW5kb3JfYXJtID0gewo+ID4+PiAgICAgICAgICAucmVnX29m ZnNldCAgICAgICAgICAgICA9IHBsMDExX3N0ZF9vZmZzZXRzLAo+ID4+PiAgICAgICAgICAuaWZs cyAgICAgICAgICAgICAgICAgICA9IFVBUlQwMTFfSUZMU19SWDRfOHxVQVJUMDExX0lGTFNfVFg0 XzgsCj4gPj4+ICsgICAgICAgLmZyX2J1c3kgICAgICAgICAgICAgICAgPSBVQVJUMDF4X0ZSX0JV U1ksCj4gPj4+ICsgICAgICAgLmZyX2RzciAgICAgICAgICAgICAgICAgPSBVQVJUMDF4X0ZSX0RT UiwKPiA+Pj4gKyAgICAgICAuZnJfY3RzICAgICAgICAgICAgICAgICA9IFVBUlQwMXhfRlJfQ1RT LAo+ID4+PiArICAgICAgIC5mcl9yaSAgICAgICAgICAgICAgICAgID0gVUFSVDAxMV9GUl9SSSwK PiA+Pj4gICAgICAgICAgLm92ZXJzYW1wbGluZyAgICAgICAgICAgPSBmYWxzZSwKPiA+Pj4gICAg ICAgICAgLmRtYV90aHJlc2hvbGQgICAgICAgICAgPSBmYWxzZSwKPiA+Pj4gICAgICAgICAgLmN0 c19ldmVudF93b3JrYXJvdW5kICAgPSBmYWxzZSwKPiA+Pj4gQEAgLTEyMSw2ICsxMjksMTAgQEAg c3RhdGljIHN0cnVjdCB2ZW5kb3JfZGF0YSB2ZW5kb3JfYXJtID0gewo+ID4+Pgo+ID4+PiAgIHN0 YXRpYyBzdHJ1Y3QgdmVuZG9yX2RhdGEgdmVuZG9yX3Nic2EgPSB7Cj4gPj4+ICAgICAgICAgIC5y ZWdfb2Zmc2V0ICAgICAgICAgICAgID0gcGwwMTFfc3RkX29mZnNldHMsCj4gPj4+ICsgICAgICAg LmZyX2J1c3kgICAgICAgICAgICAgICAgPSBVQVJUMDF4X0ZSX0JVU1ksCj4gPj4+ICsgICAgICAg LmZyX2RzciAgICAgICAgICAgICAgICAgPSBVQVJUMDF4X0ZSX0RTUiwKPiA+Pj4gKyAgICAgICAu ZnJfY3RzICAgICAgICAgICAgICAgICA9IFVBUlQwMXhfRlJfQ1RTLAo+ID4+PiArICAgICAgIC5m cl9yaSAgICAgICAgICAgICAgICAgID0gVUFSVDAxMV9GUl9SSSwKPiA+Pj4gICAgICAgICAgLm92 ZXJzYW1wbGluZyAgICAgICAgICAgPSBmYWxzZSwKPiA+Pj4gICAgICAgICAgLmRtYV90aHJlc2hv bGQgICAgICAgICAgPSBmYWxzZSwKPiA+Pj4gICAgICAgICAgLmN0c19ldmVudF93b3JrYXJvdW5k ICAgPSBmYWxzZSwKPiA+Pj4gQEAgLTE2Myw2ICsxNzUsMTAgQEAgc3RhdGljIHVuc2lnbmVkIGlu dCBnZXRfZmlmb3NpemVfc3Qoc3RydWN0Cj4gPj4+IGFtYmFfZGV2aWNlICpkZXYpCj4gPj4+ICAg c3RhdGljIHN0cnVjdCB2ZW5kb3JfZGF0YSB2ZW5kb3Jfc3QgPSB7Cj4gPj4+ICAgICAgICAgIC5y ZWdfb2Zmc2V0ICAgICAgICAgICAgID0gcGwwMTFfc3Rfb2Zmc2V0cywKPiA+Pj4gICAgICAgICAg LmlmbHMgICAgICAgICAgICAgICAgICAgPQo+ID4+PiBVQVJUMDExX0lGTFNfUlhfSEFMRnxVQVJU MDExX0lGTFNfVFhfSEFMRiwKPiA+Pj4gKyAgICAgICAuZnJfYnVzeSAgICAgICAgICAgICAgICA9 IFVBUlQwMXhfRlJfQlVTWSwKPiA+Pj4gKyAgICAgICAuZnJfZHNyICAgICAgICAgICAgICAgICA9 IFVBUlQwMXhfRlJfRFNSLAo+ID4+PiArICAgICAgIC5mcl9jdHMgICAgICAgICAgICAgICAgID0g VUFSVDAxeF9GUl9DVFMsCj4gPj4+ICsgICAgICAgLmZyX3JpICAgICAgICAgICAgICAgICAgPSBV QVJUMDExX0ZSX1JJLAo+ID4+PiAgICAgICAgICAub3ZlcnNhbXBsaW5nICAgICAgICAgICA9IHRy dWUsCj4gPj4+ICAgICAgICAgIC5kbWFfdGhyZXNob2xkICAgICAgICAgID0gdHJ1ZSwKPiA+Pj4g ICAgICAgICAgLmN0c19ldmVudF93b3JrYXJvdW5kICAgPSB0cnVlLAo+ID4+PiBAQCAtMTg3LDEx ICsyMDMsMjUgQEAgc3RhdGljIGNvbnN0IHUxNiBwbDAxMV96dGVfb2Zmc2V0c1tSRUdfQVJSQVlf U0laRV0KPiA+Pj4gPSB7Cj4gPj4+ICAgICAgICAgIFtSRUdfRE1BQ1JdID0gWlhfVUFSVDAxMV9E TUFDUiwKPiA+Pj4gICB9Owo+ID4+Pgo+ID4+PiArc3RhdGljIHVuc2lnbmVkIGludCBnZXRfZmlm b3NpemVfenRlKHN0cnVjdCBhbWJhX2RldmljZSAqZGV2KQo+ID4+PiArewo+ID4+PiArICAgICAg IHJldHVybiAxNjsKPiA+Pj4gK30KPiA+Pj4gKwo+ID4+PiAgIHN0YXRpYyBzdHJ1Y3QgdmVuZG9y X2RhdGEgdmVuZG9yX3p0ZSBfX21heWJlX3VudXNlZCA9IHsKPiA+Pj4gICAgICAgICAgLnJlZ19v ZmZzZXQgICAgICAgICAgICAgPSBwbDAxMV96dGVfb2Zmc2V0cywKPiA+Pj4gICAgICAgICAgLmFj Y2Vzc18zMmIgICAgICAgICAgICAgPSB0cnVlLAo+ID4+PiAgICAgICAgICAuaWZscyAgICAgICAg ICAgICAgICAgICA9IFVBUlQwMTFfSUZMU19SWDRfOHxVQVJUMDExX0lGTFNfVFg0XzgsCj4gPj4+ IC0gICAgICAgLmdldF9maWZvc2l6ZSAgICAgICAgICAgPSBnZXRfZmlmb3NpemVfYXJtLAo+ID4+ PiArICAgICAgIC5mcl9idXN5ICAgICAgICAgICAgICAgID0gWlhfVUFSVDAxeF9GUl9CVVNZLAo+ ID4+PiArICAgICAgIC5mcl9kc3IgICAgICAgICAgICAgICAgID0gWlhfVUFSVDAxeF9GUl9EU1Is Cj4gPj4+ICsgICAgICAgLmZyX2N0cyAgICAgICAgICAgICAgICAgPSBaWF9VQVJUMDF4X0ZSX0NU UywKPiA+Pj4gKyAgICAgICAuZnJfcmkgICAgICAgICAgICAgICAgICA9IFpYX1VBUlQwMTFfRlJf UkksCj4gPj4+ICsgICAgICAgLm92ZXJzYW1wbGluZyAgICAgICAgICAgPSBmYWxzZSwKPiA+Pj4g KyAgICAgICAuZG1hX3RocmVzaG9sZCAgICAgICAgICA9IGZhbHNlLAo+ID4+PiArICAgICAgIC5j dHNfZXZlbnRfd29ya2Fyb3VuZCAgID0gZmFsc2UsCj4gPj4+ICsgICAgICAgLmFsd2F5c19lbmFi bGVkICAgICAgICAgPSBmYWxzZSwKPiA+Pj4gKyAgICAgICAuZml4ZWRfb3B0aW9ucyAgICAgICAg ICA9IGZhbHNlLAo+ID4+PiArICAgICAgIC5nZXRfZmlmb3NpemUgICAgICAgICAgID0gZ2V0X2Zp Zm9zaXplX3p0ZSwKPiA+Pj4gICB9Owo+ID4+Pgo+ID4+PiAgIC8qIERlYWxzIHdpdGggRE1BIHRy YW5zYWN0aW9ucyAqLwo+ID4+PiBAQCAtMjM2LDYgKzI2NiwxMCBAQCBzdHJ1Y3QgdWFydF9hbWJh X3BvcnQgewo+ID4+PiAgICAgICAgICB1bnNpZ25lZCBpbnQgICAgICAgICAgICBpbTsgICAgICAg ICAgICAgLyogaW50ZXJydXB0IG1hc2sgKi8KPiA+Pj4gICAgICAgICAgdW5zaWduZWQgaW50ICAg ICAgICAgICAgb2xkX3N0YXR1czsKPiA+Pj4gICAgICAgICAgdW5zaWduZWQgaW50ICAgICAgICAg ICAgZmlmb3NpemU7ICAgICAgIC8qIHZlbmRvci1zcGVjaWZpYyAqLwo+ID4+PiArICAgICAgIHVu c2lnbmVkIGludCAgICAgICAgICAgIGZyX2J1c3k7ICAgICAgICAvKiB2ZW5kb3Itc3BlY2lmaWMg Ki8KPiA+Pj4gKyAgICAgICB1bnNpZ25lZCBpbnQgICAgICAgICAgICBmcl9kc3I7ICAgICAgICAg LyogdmVuZG9yLXNwZWNpZmljICovCj4gPj4+ICsgICAgICAgdW5zaWduZWQgaW50ICAgICAgICAg ICAgZnJfY3RzOyAgICAgICAgIC8qIHZlbmRvci1zcGVjaWZpYyAqLwo+ID4+PiArICAgICAgIHVu c2lnbmVkIGludCAgICAgICAgICAgIGZyX3JpOyAgICAgICAgICAvKiB2ZW5kb3Itc3BlY2lmaWMg Ki8KPiA+Pj4gICAgICAgICAgdW5zaWduZWQgaW50ICAgICAgICAgICAgb2xkX2NyOyAgICAgICAg IC8qIHN0YXRlIGR1cmluZyBzaHV0ZG93bgo+ID4+PiAqLwo+ID4+PiAgICAgICAgICBib29sICAg ICAgICAgICAgICAgICAgICBhdXRvcnRzOwo+ID4+PiAgICAgICAgICB1bnNpZ25lZCBpbnQgICAg ICAgICAgICBmaXhlZF9iYXVkOyAgICAgLyogdmVuZG9yLXNldCBmaXhlZCBiYXVkCj4gPj4+IHJh dGUgKi8KPiA+Pj4gQEAgLTExNjYsNyArMTIwMCw3IEBAIHN0YXRpYyB2b2lkIHBsMDExX2RtYV9z aHV0ZG93bihzdHJ1Y3QKPiA+Pj4gdWFydF9hbWJhX3BvcnQgKnVhcCkKPiA+Pj4gICAgICAgICAg ICAgICAgICByZXR1cm47Cj4gPj4+Cj4gPj4+ICAgICAgICAgIC8qIERpc2FibGUgUlggYW5kIFRY IERNQSAqLwo+ID4+PiAtICAgICAgIHdoaWxlIChwbDAxMV9yZWFkKHVhcCwgUkVHX0ZSKSAmIFVB UlQwMXhfRlJfQlVTWSkKPiA+Pj4gKyAgICAgICB3aGlsZSAocGwwMTFfcmVhZCh1YXAsIFJFR19G UikgJiB1YXAtPmZyX2J1c3kpCj4gPj4+ICAgICAgICAgICAgICAgICAgY3B1X3JlbGF4KCk7Cj4g Pj4+Cj4gPj4+ICAgICAgICAgIHNwaW5fbG9ja19pcnEoJnVhcC0+cG9ydC5sb2NrKTsKPiA+Pj4g QEAgLTE0MTUsMTEgKzE0NDksMTEgQEAgc3RhdGljIHZvaWQgcGwwMTFfbW9kZW1fc3RhdHVzKHN0 cnVjdAo+ID4+PiB1YXJ0X2FtYmFfcG9ydCAqdWFwKQo+ID4+PiAgICAgICAgICBpZiAoZGVsdGEg JiBVQVJUMDF4X0ZSX0RDRCkKPiA+Pj4gICAgICAgICAgICAgICAgICB1YXJ0X2hhbmRsZV9kY2Rf Y2hhbmdlKCZ1YXAtPnBvcnQsIHN0YXR1cyAmCj4gPj4+IFVBUlQwMXhfRlJfRENEKTsKPiA+Pj4K PiA+Pj4gLSAgICAgICBpZiAoZGVsdGEgJiBVQVJUMDF4X0ZSX0RTUikKPiA+Pj4gKyAgICAgICBp ZiAoZGVsdGEgJiB1YXAtPmZyX2RzcikKPiA+Pj4gICAgICAgICAgICAgICAgICB1YXAtPnBvcnQu aWNvdW50LmRzcisrOwo+ID4+Pgo+ID4+PiAtICAgICAgIGlmIChkZWx0YSAmIFVBUlQwMXhfRlJf Q1RTKQo+ID4+PiAtICAgICAgICAgICAgICAgdWFydF9oYW5kbGVfY3RzX2NoYW5nZSgmdWFwLT5w b3J0LCBzdGF0dXMgJgo+ID4+PiBVQVJUMDF4X0ZSX0NUUyk7Cj4gPj4+ICsgICAgICAgaWYgKGRl bHRhICYgdWFwLT5mcl9jdHMpCj4gPj4+ICsgICAgICAgICAgICAgICB1YXJ0X2hhbmRsZV9jdHNf Y2hhbmdlKCZ1YXAtPnBvcnQsIHN0YXR1cyAmIHVhcC0+ZnJfY3RzKTsKPiA+Pj4KPiA+Pj4gICAg ICAgICAgd2FrZV91cF9pbnRlcnJ1cHRpYmxlKCZ1YXAtPnBvcnQuc3RhdGUtPnBvcnQuZGVsdGFf bXNyX3dhaXQpOwo+ID4+PiAgIH0KPiA+Pj4gQEAgLTE0OTIsNyArMTUyNiw3IEBAIHN0YXRpYyB1 bnNpZ25lZCBpbnQgcGwwMTFfdHhfZW1wdHkoc3RydWN0IHVhcnRfcG9ydAo+ID4+PiAqcG9ydCkK PiA+Pj4gICAgICAgICAgc3RydWN0IHVhcnRfYW1iYV9wb3J0ICp1YXAgPQo+ID4+PiAgICAgICAg ICAgICAgY29udGFpbmVyX29mKHBvcnQsIHN0cnVjdCB1YXJ0X2FtYmFfcG9ydCwgcG9ydCk7Cj4g Pj4+ICAgICAgICAgIHVuc2lnbmVkIGludCBzdGF0dXMgPSBwbDAxMV9yZWFkKHVhcCwgUkVHX0ZS KTsKPiA+Pj4gLSAgICAgICByZXR1cm4gc3RhdHVzICYgKFVBUlQwMXhfRlJfQlVTWXxVQVJUMDF4 X0ZSX1RYRkYpID8gMCA6Cj4gPj4+IFRJT0NTRVJfVEVNVDsKPiA+Pj4gKyAgICAgICByZXR1cm4g c3RhdHVzICYgKHVhcC0+ZnJfYnVzeSB8IFVBUlQwMXhfRlJfVFhGRikgPyAwIDoKPiA+Pj4gVElP Q1NFUl9URU1UOwo+ID4+PiAgIH0KPiA+Pj4KPiA+Pj4gICBzdGF0aWMgdW5zaWduZWQgaW50IHBs MDExX2dldF9tY3RybChzdHJ1Y3QgdWFydF9wb3J0ICpwb3J0KQo+ID4+PiBAQCAtMTUwNyw5ICsx NTQxLDkgQEAgc3RhdGljIHVuc2lnbmVkIGludCBwbDAxMV9nZXRfbWN0cmwoc3RydWN0Cj4gPj4+ IHVhcnRfcG9ydCAqcG9ydCkKPiA+Pj4gICAgICAgICAgICAgICAgICByZXN1bHQgfD0gdGlvY21i aXQKPiA+Pj4KPiA+Pj4gICAgICAgICAgVElPQ01CSVQoVUFSVDAxeF9GUl9EQ0QsIFRJT0NNX0NB Uik7Cj4gPj4+IC0gICAgICAgVElPQ01CSVQoVUFSVDAxeF9GUl9EU1IsIFRJT0NNX0RTUik7Cj4g Pj4+IC0gICAgICAgVElPQ01CSVQoVUFSVDAxeF9GUl9DVFMsIFRJT0NNX0NUUyk7Cj4gPj4+IC0g ICAgICAgVElPQ01CSVQoVUFSVDAxMV9GUl9SSSwgVElPQ01fUk5HKTsKPiA+Pj4gKyAgICAgICBU SU9DTUJJVCh1YXAtPmZyX2RzciwgVElPQ01fRFNSKTsKPiA+Pj4gKyAgICAgICBUSU9DTUJJVCh1 YXAtPmZyX2N0cywgVElPQ01fQ1RTKTsKPiA+Pj4gKyAgICAgICBUSU9DTUJJVCh1YXAtPmZyX3Jp LCBUSU9DTV9STkcpOwo+ID4+PiAgICN1bmRlZiBUSU9DTUJJVAo+ID4+PiAgICAgICAgICByZXR1 cm4gcmVzdWx0Owo+ID4+PiAgIH0KPiA+Pj4gQEAgLTIwODYsNyArMjEyMCw3IEBAIHN0YXRpYyBp bnQgcGwwMTFfdmVyaWZ5X3BvcnQoc3RydWN0IHVhcnRfcG9ydAo+ID4+PiAqcG9ydCwgc3RydWN0 IHNlcmlhbF9zdHJ1Y3QgKnNlcikKPiA+Pj4gICAgICAgICAgcmV0dXJuIHJldDsKPiA+Pj4gICB9 Cj4gPj4+Cj4gPj4+IC1zdGF0aWMgc3RydWN0IHVhcnRfb3BzIGFtYmFfcGwwMTFfcG9wcyA9IHsK PiA+Pj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgdWFydF9vcHMgYW1iYV9wbDAxMV9wb3BzID0gewo+ ID4+PiAgICAgICAgICAudHhfZW1wdHkgICAgICAgPSBwbDAxMV90eF9lbXB0eSwKPiA+Pj4gICAg ICAgICAgLnNldF9tY3RybCAgICAgID0gcGwwMTFfc2V0X21jdHJsLAo+ID4+PiAgICAgICAgICAu Z2V0X21jdHJsICAgICAgPSBwbDAxMV9nZXRfbWN0cmwsCj4gPj4+IEBAIC0yMTkwLDcgKzIyMjQs NyBAQCBwbDAxMV9jb25zb2xlX3dyaXRlKHN0cnVjdCBjb25zb2xlICpjbywgY29uc3QgY2hhcgo+ ID4+PiAqcywgdW5zaWduZWQgaW50IGNvdW50KQo+ID4+PiAgICAgICAgICAgKiAgICAgIEZpbmFs bHksIHdhaXQgZm9yIHRyYW5zbWl0dGVyIHRvIGJlY29tZSBlbXB0eQo+ID4+PiAgICAgICAgICAg KiAgICAgIGFuZCByZXN0b3JlIHRoZSBUQ1IKPiA+Pj4gICAgICAgICAgICovCj4gPj4+IC0gICAg ICAgd2hpbGUgKHBsMDExX3JlYWQodWFwLCBSRUdfRlIpICYgVUFSVDAxeF9GUl9CVVNZKQo+ID4+ PiArICAgICAgIHdoaWxlIChwbDAxMV9yZWFkKHVhcCwgUkVHX0ZSKSAmIHVhcC0+ZnJfYnVzeSkK PiA+Pj4gICAgICAgICAgICAgICAgICBjcHVfcmVsYXgoKTsKPiA+Pj4gICAgICAgICAgaWYgKCF1 YXAtPnZlbmRvci0+YWx3YXlzX2VuYWJsZWQpCj4gPj4+ICAgICAgICAgICAgICAgICAgcGwwMTFf d3JpdGUob2xkX2NyLCB1YXAsIFJFR19DUik7Cj4gPj4+IEBAIC0yNDcyLDggKzI1MDYsMTIgQEAg c3RhdGljIGludCBwbDAxMV9wcm9iZShzdHJ1Y3QgYW1iYV9kZXZpY2UgKmRldiwKPiA+Pj4gY29u c3Qgc3RydWN0IGFtYmFfaWQgKmlkKQo+ID4+PiAgICAgICAgICAgICAgICAgIHJldHVybiBQVFJf RVJSKHVhcC0+Y2xrKTsKPiA+Pj4KPiA+Pj4gICAgICAgICAgdWFwLT5yZWdfb2Zmc2V0ID0gdmVu ZG9yLT5yZWdfb2Zmc2V0Owo+ID4+PiAtICAgICAgIHVhcC0+dmVuZG9yID0gdmVuZG9yOwo+ID4+ PiAtICAgICAgIHVhcC0+Zmlmb3NpemUgPSB2ZW5kb3ItPmdldF9maWZvc2l6ZShkZXYpOwo+ID4+ PiArICAgICAgIHVhcC0+dmVuZG9yICAgICA9IHZlbmRvcjsKPiA+Pj4gKyAgICAgICB1YXAtPmZp Zm9zaXplICAgPSB2ZW5kb3ItPmdldF9maWZvc2l6ZShkZXYpOwo+ID4+PiArICAgICAgIHVhcC0+ ZnJfYnVzeSAgICA9IHZlbmRvci0+ZnJfYnVzeTsKPiA+Pj4gKyAgICAgICB1YXAtPmZyX2RzciAg ICAgPSB2ZW5kb3ItPmZyX2RzcjsKPiA+Pj4gKyAgICAgICB1YXAtPmZyX2N0cyAgICAgPSB2ZW5k b3ItPmZyX2N0czsKPiA+Pj4gKyAgICAgICB1YXAtPmZyX3JpICAgICAgPSB2ZW5kb3ItPmZyX3Jp Owo+ID4+PiAgICAgICAgICB1YXAtPnBvcnQuaW90eXBlID0gdmVuZG9yLT5hY2Nlc3NfMzJiID8g VVBJT19NRU0zMiA6IFVQSU9fTUVNOwo+ID4+PiAgICAgICAgICB1YXAtPnBvcnQuaXJxID0gZGV2 LT5pcnFbMF07Cj4gPj4+ICAgICAgICAgIHVhcC0+cG9ydC5vcHMgPSAmYW1iYV9wbDAxMV9wb3Bz Owo+ID4+PiBAQCAtMjU1NSw2ICsyNTkzLDEwIEBAIHN0YXRpYyBpbnQgc2JzYV91YXJ0X3Byb2Jl KHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UKPiA+Pj4gKnBkZXYpCj4gPj4+ICAgICAgICAgIHVhcC0+ cmVnX29mZnNldCA9IHZlbmRvcl9zYnNhLnJlZ19vZmZzZXQ7Cj4gPj4+ICAgICAgICAgIHVhcC0+ dmVuZG9yICAgICA9ICZ2ZW5kb3Jfc2JzYTsKPiA+Pj4gICAgICAgICAgdWFwLT5maWZvc2l6ZSAg ID0gMzI7Cj4gPj4+ICsgICAgICAgdWFwLT5mcl9idXN5ICAgID0gdmVuZG9yX3Nic2EuZnJfYnVz eTsKPiA+Pj4gKyAgICAgICB1YXAtPmZyX2RzciAgICAgPSB2ZW5kb3Jfc2JzYS5mcl9kc3I7Cj4g Pj4+ICsgICAgICAgdWFwLT5mcl9jdHMgICAgID0gdmVuZG9yX3Nic2EuZnJfY3RzOwo+ID4+PiAr ICAgICAgIHVhcC0+ZnJfcmkgICAgICA9IHZlbmRvcl9zYnNhLmZyX3JpOwo+ID4+PiAgICAgICAg ICB1YXAtPnBvcnQuaW90eXBlID0gdmVuZG9yX3Nic2EuYWNjZXNzXzMyYiA/IFVQSU9fTUVNMzIg Ogo+ID4+PiBVUElPX01FTTsKPiA+Pj4gICAgICAgICAgdWFwLT5wb3J0LmlycSAgID0gcGxhdGZv cm1fZ2V0X2lycShwZGV2LCAwKTsKPiA+Pj4gICAgICAgICAgdWFwLT5wb3J0Lm9wcyAgID0gJnNi c2FfdWFydF9wb3BzOwo+ID4+PiBAQCAtMjYxNSw2ICsyNjU3LDExIEBAIHN0YXRpYyBzdHJ1Y3Qg YW1iYV9pZCBwbDAxMV9pZHNbXSA9IHsKPiA+Pj4gICAgICAgICAgICAgICAgICAubWFzayAgID0g MHgwMGZmZmZmZiwKPiA+Pj4gICAgICAgICAgICAgICAgICAuZGF0YSAgID0gJnZlbmRvcl9zdCwK PiA+Pj4gICAgICAgICAgfSwKPiA+Pj4gKyAgICAgICB7Cj4gPj4+ICsgICAgICAgICAgICAgICAu aWQgICAgID0gMHhmZWZlZmUsCj4gPj4+ICsgICAgICAgICAgICAgICAubWFzayAgID0gMHhmZmZm ZmYsCj4gPj4+ICsgICAgICAgICAgICAgICAuZGF0YSAgID0gJnZlbmRvcl96dGUsCj4gPj4+ICsg ICAgICAgfSwKPiA+Pj4gICAgICAgICAgeyAwLCAwIH0sCj4gPj4+ICAgfTsKPiA+Pj4KPiA+Pj4g ZGlmZiAtLWdpdCBhL2luY2x1ZGUvbGludXgvYW1iYS9zZXJpYWwuaCBiL2luY2x1ZGUvbGludXgv YW1iYS9zZXJpYWwuaAo+ID4+PiBpbmRleCBkNzZhMTliLi43NTBmMmVmIDEwMDY0NAo+ID4+PiAt LS0gYS9pbmNsdWRlL2xpbnV4L2FtYmEvc2VyaWFsLmgKPiA+Pj4gKysrIGIvaW5jbHVkZS9saW51 eC9hbWJhL3NlcmlhbC5oCj4gPj4+IEBAIC0xMDMsNiArMTAzLDEwIEBACj4gPj4+ICAgI2RlZmlu ZSBVQVJUMDF4X0ZSX0RTUiAgICAgICAgICAgICAgICAgMHgwMDIKPiA+Pj4gICAjZGVmaW5lIFVB UlQwMXhfRlJfQ1RTICAgICAgICAgICAgICAgICAweDAwMQo+ID4+PiAgICNkZWZpbmUgVUFSVDAx eF9GUl9UTVNLICAgICAgICAgICAgICAgIChVQVJUMDF4X0ZSX1RYRkYgKwo+ID4+PiBVQVJUMDF4 X0ZSX0JVU1kpCj4gPj4+ICsjZGVmaW5lIFpYX1VBUlQwMXhfRlJfQlVTWSAgICAgMHgzMDAKPiA+ Pj4gKyNkZWZpbmUgWlhfVUFSVDAxeF9GUl9EU1IgICAgICAweDAwOAo+ID4+PiArI2RlZmluZSBa WF9VQVJUMDF4X0ZSX0NUUyAgICAgIDB4MDAyCj4gPj4+ICsjZGVmaW5lIFpYX1VBUlQwMTFfRlJf UkkgICAgICAgMHgwMDEKPiA+Pj4KPiA+Pj4gICAjZGVmaW5lIFVBUlQwMTFfQ1JfQ1RTRU4gICAg ICAgMHg4MDAwICAvKiBDVFMgaGFyZHdhcmUgZmxvdyBjb250cm9sICovCj4gPj4+ICAgI2RlZmlu ZSBVQVJUMDExX0NSX1JUU0VOICAgICAgIDB4NDAwMCAgLyogUlRTIGhhcmR3YXJlIGZsb3cgY29u dHJvbCAqLwo+ID4+PiAtLQo+ID4+PiAxLjkuMQo+ID4+Pgo+ID4KPiA+IFJ1c3NlbGwsCj4gPgo+ ID4gRG8geW91IGhhdmUgYW55IGNvbW1lbnRzIHRvIHRoZXNlIGNoYW5nZT8KPiA+Cj4gPiBKdW4K PiAKPiBHcmVnLAo+IAo+IERvIHlvdSBoYXZlIGFueSBpZGVhIG9uIGhvdyB0byBkcml2ZSByZXZp ZXcgb24gdGhpcyBwYXRjaD8gU2VlbXMKPiBtYWludGFpbmVyIFJ1c3NlbGwgaXMgdG9vIGJ1c3kg YW5kIG1pc3NpbmcgZm9yIHRoaXMgdGhyZWFkIGFuZCBvdGhlcnMKPiBkbyBub3QgaGF2ZSBjb21t ZW50cy4gWW91ciBjb21tZW50cyBhcmUgYXBwcmVjaWF0ZWQhCgpJIHdvdWxkIGxpa2UgdG8gZ2V0 IFJ1c3NlbGwncyBvcGluaW9uIG9mIHRoaXMgYmVmb3JlIG1lcmdpbmcgaXQuCgp0aGFua3MsCgpn cmVnIGstaAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18K bGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZy YWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGlu dXgtYXJtLWtlcm5lbAo= From mboxrd@z Thu Jan 1 00:00:00 1970 From: greg@kroah.com (Greg KH) Date: Thu, 28 Apr 2016 13:11:06 -0700 Subject: [PATCH v2] serial: amba-pl011: complete support to ZTE uart In-Reply-To: References: <1458717126-20814-1-git-send-email-jun.nie@linaro.org> <570CF1B3.8080305@linaro.org> Message-ID: <20160428201106.GA2924@kroah.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Mon, Apr 25, 2016 at 02:53:02PM +0800, Jun Nie wrote: > 2016-04-12 21:01 GMT+08:00 Jun Nie : > > On 2016?04?01? 17:53, Jun Nie wrote: > >> > >> 2016-03-23 15:12 GMT+08:00 Jun Nie : > >>> > >>> Complete support to ZTE uart with adding specific registers > >>> mask. > >>> We use a magic amba periphid value as pl011 device on ZTE > >>> does not have a periphid value in register. The magic value > >>> should also be feed via device tree "arm,primecell-periphid" > >>> property to match pl011 driver and get ZTE uart data. > >>> > >>> Signed-off-by: Jun Nie > >>> --- > >>> drivers/tty/serial/amba-pl011.c | 73 > >>> +++++++++++++++++++++++++++++++++-------- > >>> include/linux/amba/serial.h | 4 +++ > >>> 2 files changed, 64 insertions(+), 13 deletions(-) > >>> > >>> diff --git a/drivers/tty/serial/amba-pl011.c > >>> b/drivers/tty/serial/amba-pl011.c > >>> index 7c198e0..696ee0c 100644 > >>> --- a/drivers/tty/serial/amba-pl011.c > >>> +++ b/drivers/tty/serial/amba-pl011.c > >>> @@ -93,6 +93,10 @@ static u16 pl011_std_offsets[REG_ARRAY_SIZE] = { > >>> struct vendor_data { > >>> const u16 *reg_offset; > >>> unsigned int ifls; > >>> + unsigned int fr_busy; > >>> + unsigned int fr_dsr; > >>> + unsigned int fr_cts; > >>> + unsigned int fr_ri; > >>> bool access_32b; > >>> bool oversampling; > >>> bool dma_threshold; > >>> @@ -111,6 +115,10 @@ static unsigned int get_fifosize_arm(struct > >>> amba_device *dev) > >>> static struct vendor_data vendor_arm = { > >>> .reg_offset = pl011_std_offsets, > >>> .ifls = UART011_IFLS_RX4_8|UART011_IFLS_TX4_8, > >>> + .fr_busy = UART01x_FR_BUSY, > >>> + .fr_dsr = UART01x_FR_DSR, > >>> + .fr_cts = UART01x_FR_CTS, > >>> + .fr_ri = UART011_FR_RI, > >>> .oversampling = false, > >>> .dma_threshold = false, > >>> .cts_event_workaround = false, > >>> @@ -121,6 +129,10 @@ static struct vendor_data vendor_arm = { > >>> > >>> static struct vendor_data vendor_sbsa = { > >>> .reg_offset = pl011_std_offsets, > >>> + .fr_busy = UART01x_FR_BUSY, > >>> + .fr_dsr = UART01x_FR_DSR, > >>> + .fr_cts = UART01x_FR_CTS, > >>> + .fr_ri = UART011_FR_RI, > >>> .oversampling = false, > >>> .dma_threshold = false, > >>> .cts_event_workaround = false, > >>> @@ -163,6 +175,10 @@ static unsigned int get_fifosize_st(struct > >>> amba_device *dev) > >>> static struct vendor_data vendor_st = { > >>> .reg_offset = pl011_st_offsets, > >>> .ifls = > >>> UART011_IFLS_RX_HALF|UART011_IFLS_TX_HALF, > >>> + .fr_busy = UART01x_FR_BUSY, > >>> + .fr_dsr = UART01x_FR_DSR, > >>> + .fr_cts = UART01x_FR_CTS, > >>> + .fr_ri = UART011_FR_RI, > >>> .oversampling = true, > >>> .dma_threshold = true, > >>> .cts_event_workaround = true, > >>> @@ -187,11 +203,25 @@ static const u16 pl011_zte_offsets[REG_ARRAY_SIZE] > >>> = { > >>> [REG_DMACR] = ZX_UART011_DMACR, > >>> }; > >>> > >>> +static unsigned int get_fifosize_zte(struct amba_device *dev) > >>> +{ > >>> + return 16; > >>> +} > >>> + > >>> static struct vendor_data vendor_zte __maybe_unused = { > >>> .reg_offset = pl011_zte_offsets, > >>> .access_32b = true, > >>> .ifls = UART011_IFLS_RX4_8|UART011_IFLS_TX4_8, > >>> - .get_fifosize = get_fifosize_arm, > >>> + .fr_busy = ZX_UART01x_FR_BUSY, > >>> + .fr_dsr = ZX_UART01x_FR_DSR, > >>> + .fr_cts = ZX_UART01x_FR_CTS, > >>> + .fr_ri = ZX_UART011_FR_RI, > >>> + .oversampling = false, > >>> + .dma_threshold = false, > >>> + .cts_event_workaround = false, > >>> + .always_enabled = false, > >>> + .fixed_options = false, > >>> + .get_fifosize = get_fifosize_zte, > >>> }; > >>> > >>> /* Deals with DMA transactions */ > >>> @@ -236,6 +266,10 @@ struct uart_amba_port { > >>> unsigned int im; /* interrupt mask */ > >>> unsigned int old_status; > >>> unsigned int fifosize; /* vendor-specific */ > >>> + unsigned int fr_busy; /* vendor-specific */ > >>> + unsigned int fr_dsr; /* vendor-specific */ > >>> + unsigned int fr_cts; /* vendor-specific */ > >>> + unsigned int fr_ri; /* vendor-specific */ > >>> unsigned int old_cr; /* state during shutdown > >>> */ > >>> bool autorts; > >>> unsigned int fixed_baud; /* vendor-set fixed baud > >>> rate */ > >>> @@ -1166,7 +1200,7 @@ static void pl011_dma_shutdown(struct > >>> uart_amba_port *uap) > >>> return; > >>> > >>> /* Disable RX and TX DMA */ > >>> - while (pl011_read(uap, REG_FR) & UART01x_FR_BUSY) > >>> + while (pl011_read(uap, REG_FR) & uap->fr_busy) > >>> cpu_relax(); > >>> > >>> spin_lock_irq(&uap->port.lock); > >>> @@ -1415,11 +1449,11 @@ static void pl011_modem_status(struct > >>> uart_amba_port *uap) > >>> if (delta & UART01x_FR_DCD) > >>> uart_handle_dcd_change(&uap->port, status & > >>> UART01x_FR_DCD); > >>> > >>> - if (delta & UART01x_FR_DSR) > >>> + if (delta & uap->fr_dsr) > >>> uap->port.icount.dsr++; > >>> > >>> - if (delta & UART01x_FR_CTS) > >>> - uart_handle_cts_change(&uap->port, status & > >>> UART01x_FR_CTS); > >>> + if (delta & uap->fr_cts) > >>> + uart_handle_cts_change(&uap->port, status & uap->fr_cts); > >>> > >>> wake_up_interruptible(&uap->port.state->port.delta_msr_wait); > >>> } > >>> @@ -1492,7 +1526,7 @@ static unsigned int pl011_tx_empty(struct uart_port > >>> *port) > >>> struct uart_amba_port *uap = > >>> container_of(port, struct uart_amba_port, port); > >>> unsigned int status = pl011_read(uap, REG_FR); > >>> - return status & (UART01x_FR_BUSY|UART01x_FR_TXFF) ? 0 : > >>> TIOCSER_TEMT; > >>> + return status & (uap->fr_busy | UART01x_FR_TXFF) ? 0 : > >>> TIOCSER_TEMT; > >>> } > >>> > >>> static unsigned int pl011_get_mctrl(struct uart_port *port) > >>> @@ -1507,9 +1541,9 @@ static unsigned int pl011_get_mctrl(struct > >>> uart_port *port) > >>> result |= tiocmbit > >>> > >>> TIOCMBIT(UART01x_FR_DCD, TIOCM_CAR); > >>> - TIOCMBIT(UART01x_FR_DSR, TIOCM_DSR); > >>> - TIOCMBIT(UART01x_FR_CTS, TIOCM_CTS); > >>> - TIOCMBIT(UART011_FR_RI, TIOCM_RNG); > >>> + TIOCMBIT(uap->fr_dsr, TIOCM_DSR); > >>> + TIOCMBIT(uap->fr_cts, TIOCM_CTS); > >>> + TIOCMBIT(uap->fr_ri, TIOCM_RNG); > >>> #undef TIOCMBIT > >>> return result; > >>> } > >>> @@ -2086,7 +2120,7 @@ static int pl011_verify_port(struct uart_port > >>> *port, struct serial_struct *ser) > >>> return ret; > >>> } > >>> > >>> -static struct uart_ops amba_pl011_pops = { > >>> +static const struct uart_ops amba_pl011_pops = { > >>> .tx_empty = pl011_tx_empty, > >>> .set_mctrl = pl011_set_mctrl, > >>> .get_mctrl = pl011_get_mctrl, > >>> @@ -2190,7 +2224,7 @@ pl011_console_write(struct console *co, const char > >>> *s, unsigned int count) > >>> * Finally, wait for transmitter to become empty > >>> * and restore the TCR > >>> */ > >>> - while (pl011_read(uap, REG_FR) & UART01x_FR_BUSY) > >>> + while (pl011_read(uap, REG_FR) & uap->fr_busy) > >>> cpu_relax(); > >>> if (!uap->vendor->always_enabled) > >>> pl011_write(old_cr, uap, REG_CR); > >>> @@ -2472,8 +2506,12 @@ static int pl011_probe(struct amba_device *dev, > >>> const struct amba_id *id) > >>> return PTR_ERR(uap->clk); > >>> > >>> uap->reg_offset = vendor->reg_offset; > >>> - uap->vendor = vendor; > >>> - uap->fifosize = vendor->get_fifosize(dev); > >>> + uap->vendor = vendor; > >>> + uap->fifosize = vendor->get_fifosize(dev); > >>> + uap->fr_busy = vendor->fr_busy; > >>> + uap->fr_dsr = vendor->fr_dsr; > >>> + uap->fr_cts = vendor->fr_cts; > >>> + uap->fr_ri = vendor->fr_ri; > >>> uap->port.iotype = vendor->access_32b ? UPIO_MEM32 : UPIO_MEM; > >>> uap->port.irq = dev->irq[0]; > >>> uap->port.ops = &amba_pl011_pops; > >>> @@ -2555,6 +2593,10 @@ static int sbsa_uart_probe(struct platform_device > >>> *pdev) > >>> uap->reg_offset = vendor_sbsa.reg_offset; > >>> uap->vendor = &vendor_sbsa; > >>> uap->fifosize = 32; > >>> + uap->fr_busy = vendor_sbsa.fr_busy; > >>> + uap->fr_dsr = vendor_sbsa.fr_dsr; > >>> + uap->fr_cts = vendor_sbsa.fr_cts; > >>> + uap->fr_ri = vendor_sbsa.fr_ri; > >>> uap->port.iotype = vendor_sbsa.access_32b ? UPIO_MEM32 : > >>> UPIO_MEM; > >>> uap->port.irq = platform_get_irq(pdev, 0); > >>> uap->port.ops = &sbsa_uart_pops; > >>> @@ -2615,6 +2657,11 @@ static struct amba_id pl011_ids[] = { > >>> .mask = 0x00ffffff, > >>> .data = &vendor_st, > >>> }, > >>> + { > >>> + .id = 0xfefefe, > >>> + .mask = 0xffffff, > >>> + .data = &vendor_zte, > >>> + }, > >>> { 0, 0 }, > >>> }; > >>> > >>> diff --git a/include/linux/amba/serial.h b/include/linux/amba/serial.h > >>> index d76a19b..750f2ef 100644 > >>> --- a/include/linux/amba/serial.h > >>> +++ b/include/linux/amba/serial.h > >>> @@ -103,6 +103,10 @@ > >>> #define UART01x_FR_DSR 0x002 > >>> #define UART01x_FR_CTS 0x001 > >>> #define UART01x_FR_TMSK (UART01x_FR_TXFF + > >>> UART01x_FR_BUSY) > >>> +#define ZX_UART01x_FR_BUSY 0x300 > >>> +#define ZX_UART01x_FR_DSR 0x008 > >>> +#define ZX_UART01x_FR_CTS 0x002 > >>> +#define ZX_UART011_FR_RI 0x001 > >>> > >>> #define UART011_CR_CTSEN 0x8000 /* CTS hardware flow control */ > >>> #define UART011_CR_RTSEN 0x4000 /* RTS hardware flow control */ > >>> -- > >>> 1.9.1 > >>> > > > > Russell, > > > > Do you have any comments to these change? > > > > Jun > > Greg, > > Do you have any idea on how to drive review on this patch? Seems > maintainer Russell is too busy and missing for this thread and others > do not have comments. Your comments are appreciated! I would like to get Russell's opinion of this before merging it. thanks, greg k-h