From mboxrd@z Thu Jan 1 00:00:00 1970 Received: with ECARTIS (v1.0.0; list linux-mips); Thu, 19 May 2016 14:32:08 +0200 (CEST) Received: from localhost.localdomain ([127.0.0.1]:34706 "EHLO linux-mips.org" rhost-flags-OK-OK-OK-FAIL) by eddie.linux-mips.org with ESMTP id S27028848AbcESMcGBmAkW (ORCPT ); Thu, 19 May 2016 14:32:06 +0200 Received: from scotty.linux-mips.net (localhost.localdomain [127.0.0.1]) by scotty.linux-mips.net (8.15.2/8.14.8) with ESMTP id u4JCW3au008450; Thu, 19 May 2016 14:32:03 +0200 Received: (from ralf@localhost) by scotty.linux-mips.net (8.15.2/8.15.2/Submit) id u4JCW1Vt008449; Thu, 19 May 2016 14:32:01 +0200 Date: Thu, 19 May 2016 14:32:01 +0200 From: Ralf Baechle To: Thomas Gleixner Cc: Paul Burton , linux-mips@linux-mips.org, Matt Redfearn , Guenter Roeck , Qais Yousef , Sergei Shtylyov , linux-kernel@vger.kernel.org, Jason Cooper , Joe Perches , James Hogan , Markos Chandras , Marc Zyngier Subject: Re: [PATCH 0/3] External Interrupt Controller (EIC) fixes Message-ID: <20160519123200.GP14481@linux-mips.org> References: <1463495466-29689-1-git-send-email-paul.burton@imgtec.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.6.0 (2016-04-01) Return-Path: X-Envelope-To: <"|/home/ecartis/ecartis -s linux-mips"> (uid 0) X-Orcpt: rfc822;linux-mips@linux-mips.org Original-Recipient: rfc822;linux-mips@linux-mips.org X-archive-position: 53545 X-ecartis-version: Ecartis v1.0.0 Sender: linux-mips-bounce@linux-mips.org Errors-to: linux-mips-bounce@linux-mips.org X-original-sender: ralf@linux-mips.org Precedence: bulk List-help: List-unsubscribe: List-software: Ecartis version 1.0.0 List-Id: linux-mips X-List-ID: linux-mips List-subscribe: List-owner: List-post: List-archive: X-list: linux-mips On Thu, May 19, 2016 at 11:21:22AM +0200, Thomas Gleixner wrote: > On Tue, 17 May 2016, Paul Burton wrote: > > > This series fixes a few small issues with support for External Interrupt > > Controllers (cpu_has_veic), ensuring that it is configured to service > > all interrupts by default & that when a GIC is present it's enabled when > > expected. > > > > Applies atop v4.6. > > > > Paul Burton (3): > > MIPS: Clear Status IPL field when using EIC > > MIPS: smp-cps: Clear Status IPL field when using EIC > > irqchip: mips-gic: Setup EIC mode on each CPU if it's in use > > I was not on CC for patch 1/3 and I assume this should go through one > tree. Ralf, can you pick that up with my acked-by for the irqchip change? Yes, will do. Thanks! Ralf